datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

AT89C51CC03C-RLTIM View Datasheet(PDF) - Atmel Corporation

Part Name
Description
MFG CO.
AT89C51CC03C-RLTIM
Atmel
Atmel Corporation 
AT89C51CC03C-RLTIM Datasheet PDF : 197 Pages
First Prev 131 132 133 134 135 136 137 138 139 140 Next Last
AT89C51CC03
When a transmission is in progress a new data can be queued and sent as soon as
transmission has been completed. So it is possible to transmit bytes without latency,
useful in some applications.
The SPTE bit in SPSCR is set as long as the transmission buffer is free. It means that
the user application can write SPDAT with the data to be transmitted until the SPTE
becomes cleared.
Figure 63 shows a queuing transmission in master mode. Once the Byte 1 is ready, it is
immediately sent on the bus. Meanwhile an other byte is prepared (and the SPTE is
cleared), it will be sent at the end of the current transmission. The next data must be
ready before the end of the current transmission.
Figure 63. Queuing Transmission In Master Mode
SCK
MOSI
MISO
Data
MSB B6 B5 B4 B3 B2 B1 LSB MSB B6 B5 B4 B3 B2 B1 LSB
MSB B6 B5 B4 B3 B2 B1 LSB MSB B6 B5 B4 B3 B2 B1 LSB
Byte 1
Byte 2
Byte 3
SPTE
BYTE 1 under transmission
BYTE 2 under transmission
In slave mode it is almost the same except it is the external master that start the
transmission.
Also, in slave mode, if no new data is ready, the last value received will be the next data
byte transmitted.
4182K–CAN–05/06
135

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]