datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

CS89712-CB 查看數據表(PDF) - Cirrus Logic

零件编号
产品描述 (功能)
生产厂家
CS89712-CB Datasheet PDF : 170 Pages
First Prev 151 152 153 154 155 156 157 158 159 160 Next Last
CS89712
TIMING CHARACTERISTICS
Characteristics
Negative strobe (nCS[0:5]) zero
wait state read access time
Negative strobe (nCS[0:5]) zero
wait state write access time
Sequential expansion burst mode
read access time
SDRAM cycle time
Access time from RAS
RAS precharge time
CAS pulse width
CAS precharge in page mode
Page mode cycle time
CAS set-up time for auto refresh
RAS pulse width
Symbol
tnCSRD
tnCSWR
tEXBST
tRC
tRAC
tRP
tCAS
tCP
tPC
tCSR
tRAS
18 MHz
Min Max
TBD
TBD
TBD
TBD
-
TBD
-
TBD
-
TBD
-
TBD
-
TBD
-
TBD
-
TBD
-
36 MHz
Min Max
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
Note:
All SDRAM 36 MHz timings are for SDRAM operation.
The values for 36 MHz assume 1 wait state, the 18 MHz values have 0 wait states.
Units
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
DS502PP2
151

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]