CS5461A-IS 查看數據表（PDF） - Cirrus Logic

零件编号

产品描述 (功能)

生产厂家

CS5461A-IS

Single Phase, Bi-directional Power/Energy IC

Cirrus Logic 

CS5461A

6.5 PulseRateE1,2 Register

Address: 6

MSB

LSB

218 217 216 215 214 213 212 211 .....

21

20

2-1

2-2

2-3

2-4

2-5

Default = 0xFA000 = 32000.00 Hz

PulseRateE1,2 sets the frequency of the E1 and/or E2 pulses. The smallest valid frequency is 2-4 with 2-5 incre-

mental steps. A pulse rate higher than (MCLK/K)/8 will result in a pulse rate setting of (MCLK/K)/8. The value

is represented in unsigned notation, with the binary point to the right of bit 5.

6.6 Instantaneous Current, Voltage and Power Registers ( I , V , P )

Address: 7 (Instantaneous Current); 8 (Instantaneous Voltage); 9 (Instantaneous Power)

MSB

LSB

-(20) 2-1

2-2

2-3

2-4

2-5

2-6

2-7

..... 2-17 2-18 2-19 2-20 2-21 2-22 2-23

I and V contain the instantaneous measured values for current and voltage, respectively. The instantaneous

voltage and current samples are multiplied to obtain Instantaneous Power (P). The value is represented in two's

complement notation and in the range of -1.0 ≤ I, V, P < 1.0, with the binary point to the right of the MSB.

6.7 Active (Real) Power Registers ( PActive )

Address: 10

MSB

LSB

-(20) 2-1

2-2

2-3

2-4

2-5

2-6

2-7

..... 2-17 2-18 2-19 2-20 2-21 2-22 2-23

The instantaneous power is averaged over each computation cycle (N conversions) to compute Active Power

(PActive). The value is represented in two's complement notation and in the range of -1.0 ≤ PActive< 1.0, with the

binary point to the right of the MSB.

6.8 IRMS and VRMS Registers ( IRMS , VRMS )

Address: 11 (IRMS); 12 (VRMS)

MSB

2-1

2-2

2-3

2-4

2-5

2-6

2-7

2-8

LSB

..... 2-18 2-19 2-20 2-21 2-22 2-23 2-24

IRMS and VRMS contain the Root Mean Square (RMS) value of I and V, calculated over each computation cycle.

The value is represented in unsigned binary notation and in the range of 0.0 ≤ IRMS, VRMS < 1.0, with the binary

point to the left of the MSB.

6.9 Power Offset Register ( Poff )

Address: 14

MSB

LSB

-(20) 2-1

2-2

2-3

2-4

2-5

2-6

2-7

..... 2-17 2-18 2-19 2-20 2-21 2-22 2-23

Default = 0x000000

Power Offset (Poff) is added to the instantaneous power being accumulated in the Pactive register and can be

used to offset contributions to the energy result that are caused by undesirable sources of energy that are in-

herent in the system. The value is represented in two's complement notation and in the range of -1.0 ≤ Poff < 1.0,

with the binary point to the right of the MSB.

28

DS661F2

Share Link: