CS5461A-IS 查看數據表（PDF） - Cirrus Logic
零件编号
产品描述 (功能)
生产厂家
CS5461A-IS Datasheet PDF : 44 Pages
| |||
CS5461A
5.14.5 Register Read/Write
B7 B6 B5 B4 B3 B2 B1 B0
0 W/R RA4 RA3 RA2 RA1 RA0 0
The Read/Write informs the command decoder that a register access is required. During a read operation, the ad-
dressed register is loaded into an output buffer and clocked out by SCLK. During a write operation, the data is
clocked into an input buffer and transferred to the addressed register upon completion of the 24th SCLK.
W/R
Write/Read control
0 = Read
1 = Write
RA[4:0]
Register address bits (bits 5 through 1) of the read/write command.
Address
0
1
2
3
4
5
6
7
8
9
10
11
12
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
RA[4:0]
00000
00001
00010
00011
00100
00101
00110
00111
01000
01001
01010
01011
01100
01110
01111
10000
10001
10010
10011
10100
10101
10110
10111
11000
11001
11010
11011
11100
11101
11110
11111
Name
Config
IDCoff
Ign
VDCoff
Vgn
Cycle Count
PulseRateE1,2
I
V
P
PActive
IRMS
VRMS
Poff
Status
IACoff
VACoff
PulseRateE3
T
SYSGain
PW
PulseWidth
VSAGDuration
VSAGLevel
LoadIntv
Mask
LoadMin
Ctrl
TGain
Toff
S
Description
Configuration
Current DC Offset
Current Gain
Voltage DC Offset
Voltage Gain
Number of A/D conversions used in one computation cycle (N)).
Sets the E1 and E2 energy-to-frequency output pulse rate.
Instantaneous Current
Instantaneous Voltage
Instantaneous Power
Active (Real) Power
RMS Current
RMS Voltage
Power Offset
Status
Current AC (RMS) Offset
Voltage AC (RMS) Offset
Sets the E3 energy-to-frequency output pulse rate.
Temperature
System Gain
Pulse width register for mechanical counter output mode
Pulse width register for E3 energy pulse output
Voltage Sag Duration
Voltage Sag Level Threshold
No load threshold interval (detection window)
Interrupt Mask
No Load Threshold
Control
Temperature Sensor Gain
Temperature Sensor Offset
Apparent Power
Note: For proper operation, do not attempt to write to unspecified registers.
24
DS661F2
Share Link: 