ACS411CS View Datasheet(PDF) - Semtech Corporation
Part Name
Description
MFG CO.
ACS411CS Datasheet PDF : 43 Pages
| |||
t
wh
t
wl
TmCLK and RmCLK clock pulse widths
TmCLK
t
t
sut
ht
TmD1, TmD2
RmCLK
t
t
sur
hr
RmD1, RmD2
Transmit set-up and hold times
The active TmCLK edge is defined by input TRSEL.
Receive set-up and hold times
The active RmCLK edge is defined by input RESEL.
Figure 21: Timing diagrams
twh
twl
TCLK and RCLK clock pulse widths
t
r
t
f
90 % 90 %
10 %
10 %
Digital outputs rise and fall times
TCLK
RCLK
t
t
sut
ht
TPOS/TNEG
t
t
sur
hr
RPOS/RNEG
Transmit set-up and hold times
The active TCLK edge is defined by input TRSEL.
Receive set-up and hold times
The active RCLK edge is defined by input RESEL.
Figure 22: Timing diagrams
31
ACS411CS PRE-RELEASE Issue 6.0 July 1999.
Share Link: 