CS7620 查看數據表（PDF） - Cirrus Logic
零件编号
产品描述 (功能)
生产厂家
CS7620 Datasheet PDF : 70 Pages
| |||
CS7620
4.12 Gain Calibration - Offset 3
Default = 00h; Read/Write (address 11h)
Bit Number
Bit Name
Default
7
gain_offset
37
0
6
gain_offset
36
0
5
gain_offset
35
0
4
gain_offset
34
0
3
gain_offset
33
0
2
gain_offset
32
0
1
gain_offset
31
0
0
gain_offset
30
0
Bit
Mnemonic
Function
7
gain_offset37
Gain Calibration Offset 3: Offset added to 1x gain segment. Values are in
2’s complement.
6
gain_offset36
These registers are used to report some of the calibration settings. After cal-
ibration is performed the gain offset registers are automatically updated with
5
gain_offset35
values needed for the DRX circuitry to operate correctly. These registers
should not be written to since this will remove the proper settings found during
calibration. The gain offset values are used to add an offset to the output of
4
gain_offset34
the ADC when using different analog gain settings (See equations below).
The purpose of this is to produce a continuous transition between the different
3
gain_offset33
gain settings so that the final 13 bit output is monotonic and has no undesired
artifacts. (See Figure 26)
2
gain_offset32
1
gain_offset31
{ADC_outif in the 8x gain segment}
dout[12:0] ={ADC_out*2+Offset1if in the 4x gain segment}
0
gain_offset30
{ADC_out*4+Offset2*2if in the 2x gain segment}
{ADC_out*8+Offset3*4if in the 1x gain segment}
Gain Calibration - Fix Gains
Default = 00h; Read/Write (address 16h)
Bit Number
Bit Name
Default
7
6
Reserved
-
-
5
4
3
2
1
0
fixed_gain2 fixed_gain1 fixed_gain0
Reserved
0
0
0
-
-
-
Bit
Mnemonic
Function
7:6
-
Reserved
Fixed Gain: This is used to turn off the DRX functionality and apply a fixed
5
fixed_gain2
gain to the input before reaching the ADC. A setting of 000 is used for normal
operation this will yield the largest dynamic range by switching the front end
4
fixed_gain1
gain relative to the amplitude of the input signal. The settings 001, 010, 011,
and 100 are for fixed gains of 1x, 2x, 4x, and 8x respectively. Figure 27 shows
3
fixed_gain0
the transfer function of the output of the ADC for a given input with the various
fixed gain settings.
2:0
-
Reserved
DS301PP2
35
Share Link: 