CS8416-CS 데이터 시트보기 (PDF) - Cirrus Logic
부품명
상세내역
제조사
CS8416-CS Datasheet PDF : 48 Pages
| |||
CS8416
8.15 OMCK/RMCK Ratio (18h)
7
ORR7
6
ORR6
5
ORR5
4
ORR4
3
ORR3
2
ORR2
1
ORR1
0
ORR0
8.16
This register allows the calculation of the incoming sample rate by the host microcontroller from the
equation ORR=Fso/Fsi. The Fso is determined by OMCK, whose frequency is assumed to be 256
Fso. ORR is represented as an unsigned 2-bit integer and a 6-bit fractional part. The value is mean-
ingful only after the PLL has reached lock. For example, if the OMCK is 12.288MHz, Fso would be
48KHz (48KHz = 12.288MHz/256). Then if the input sample rate is also 48KHz, you would get 1.0
from the ORR register.(The value from the ORR register is hexadecimal, so the actual value you will
get is 40h). If FSO/FSI > 3 63/64, ORR will saturate at the value FFh. Also, there is no hysteresis on
ORR. Therefore a small amount of jitter on either clock can cause the LSB ORR[0] to oscillate.
ORR[7:6] - Integer part of the ratio (Integer value=Integer(SRR[7:6]))
ORR[5:0] - Fractional part of the ratio (Fraction value=Integer(SRR[5:0])/64)
Channel Status Registers (19h - 22h)
25
Channel A Status Byte 0
AC0[7] AC0[6] AC0[5] AC0[4] AC0[3] AC0[2] AC0[1] AC0[0]
26
Channel A Status Byte 1
AC1[7] AC1[6] AC1[5] AC1[4] AC1[3] AC1[2] AC1[1] AC1[0]
27
Channel A Status Byte 2
AC2[7] AC2[6] AC2[5] AC2[4] AC2[3] AC2[2] AC2[1] AC2[0]
28
Channel A Status Byte 3
AC3[7] AC3[6] AC3[5] AC3[4] AC3[3] AC3[2] AC3[1] AC3[0]
29
Channel A Status Byte 4
AC4[7] AC4[6] AC4[5] AC4[4] AC4[3] AC4[2] AC4[1] AC4[0]
30
Channel B Status Byte 0
BC0[7] BC0[6] BC0[5] BC0[4] BC0[3] BC0[2] BC0[1] BC0[0]
31
Channel B Status Byte 1
BC1[7] BC1[6] BC1[5] BC1[4] BC1[3] BC1[2] BC1[1] BC1[0]
32
Channel B Status Byte 2
BC2[7] BC2[6] BC2[5] BC2[4] BC2[3] BC2[2] BC2[1] BC2[0]
33
Channel B Status Byte 3
BC3[7] BC3[6] BC3[5] BC3[4] BC3[3] BC3[2] BC3[1] BC3[0]
34
Channel B Status Byte 4
BC4[7] BC4[6] BC4[5] BC4[4] BC4[3] BC4[2] BC4[1] BC4[0]
8.17 IEC61937 PC/PD Burst preamble (23h - 26h)
35
Burst Preamble PC Byte 0
PC0[7] PC0[6] PC0[5] PC0[4] PC0[3] PC0[2] PC0[1] PC0[0]
36
Burst Preamble PC Byte 1
PC1[7] PC1[6] PC1[5] PC0[4] PC1[3] PC1[2] PC1[1] PC1[0]
37
Burst Preamble PD Byte 0
PD0[7] PD0[6] PD0[5] PC0[4] PD0[3] PD0[2] PD0[1] PD0[0]
38
Burst Preamble PD Byte 1
PD1[7] PD1[6] PD1[5] PD1[4] PD1[3] PD1[2] PD1[1] PD1[0]
8.18 CS8416 I.D. and Version Register (7Fh)
7
6
5
4
ID3
ID2
ID1
ID0
ID[3:0]= 0010
VER[3:0] = 0001 (revision A)
3
VER3
2
VER2
1
VER1
0
VER0
DS578PP2
33
Share Link: 