CS42L51-DNZR 데이터 시트보기 (PDF) - Cirrus Logic

부품명

상세내역

제조사

CS42L51-DNZR

Low Power, Stereo CODEC with Headphone Amp

Cirrus Logic 

CS42L51

6.22 Limiter Attack Rate Register (Address 1Bh)

7

Reserved

6

Reserved

5

ARATE5

4

ARATE4

3

ARATE3

2

ARATE2

1

ARATE1

0

ARATE0

Note: The DATA_SEL[1:0] bits in reg09h must be set to ‘01’b to enable function control in this register.

Limiter Attack Rate (ARATE[5:0])

Default: 000000

Binary Code

000000

···

111111

Function:

Attack Time

Fastest Attack

···

Slowest Attack

Sets the rate at which the limiter attenuates the analog output from levels above the maximum setting in the

limiter threshold register.

The limiter attack rate is user-selectable but is also a function of the sampling frequency, Fs, and the

DAC_SZC setting unless the disable bit is enabled.

6.23 ALC Enable & Attack Rate (Address 1Ch)

7

ALC_ENB

6

5

4

3

2

1

0

ALC_ENA ALC_ARATE5 ALC_ARATE4 ALC_ARATE3 ALC_ARATE2 ALC_ARATE1 ALC_ARATE0

ALC Enable (ALC_ENX)

Default: 0

0 - Disabled

1 - Enabled

Function:

Enables automatic level control for ADC channel x.

Note: When the ALC is enabled, the Attenuator and PGA volume is automatically controlled and should

not be adjusted manually.

ALC Attack Rate (ARATE[5:0])

Default: 000000

Binary Code

000000

···

111111

Function:

Attack Time

Fastest Attack

···

Slowest Attack

Sets the rate at which the ALC attenuates the analog input from levels above the maximum setting in the

ALC threshold register.

The limiter attack rate is user-selectable but is also a function of the sampling frequency, Fs, and the SOFTx

& ZCROSSx bit settings unless the disable bit for each function is enabled.

70

DS679F1

Share Link: