datasheetbank_Logo
データシート検索エンジンとフリーデータシート

CS8420-CSZ データシートの表示(PDF) - Cirrus Logic

部品番号
コンポーネント説明
メーカー
CS8420-CSZ
Cirrus-Logic
Cirrus Logic 
CS8420-CSZ Datasheet PDF : 94 Pages
First Prev 51 52 53 54 55 56 57 58 59 60 Next Last
CS8420
13.3 Hardware Mode 2 Description
(DEFAULT Data Flow, Serial Input)
Hardware Mode 2 data flow is shown in Figure 25. Audio data is input via the serial audio input port, and
rate converted. The audio data at the new rate is then output both via the serial audio output port and via
the AES3 transmitter.
The C, U, and V bits in the AES3 output stream may be set in two methods, selected by the CUVEN pin.
When CUVEN is low, mode 2A is selected, where COPY/C, ORIG/U, and EMPH/V pins allow selected
channel status data bits to be set. The COPY and ORIG pins are used to set the pro bit, the copy bit, and
the L bit, as shown in Table 9. In consumer mode, the transmitted category code shall be 0101100b, which
indicates sample rate converter. The transmitted U and V bits are zero.When the CUVEN pin is high, mode
2B is selected, where COPY/C, ORIG/U, and EMPH/V become serial bit inputs for C, U, and V data. This
data is clocked by both edges of OLRCK, and the channel status block start is indicated or determined by
TCBL. Figure 20 shows the timing requirements.
Audio serial port data formats are selected as shown in Tables 6, 7 and 10.
Start-up options are shown in Table 11, and allow choice of the serial audio output port as a master or slave
and whether TCBL is an input or an output. The serial audio input port is always a slave.
ILRCK
ISCLK
SDIN
VD+
VD+
DFC0 DFC1
S/AES H/S
Output
Clock
Source
OMCK
Serial
Audio
Input
Clocked by
Input Derived Clock
Clocked by
Output Clock
Sample
Rate
Converter
Serial
Audio
Output
AES3
Encoder
& Tx
C & U bit Data Buffer
OLRCK
OSCLK
SDOUT
TXP
TXN
RMCK LOCK SFMT1 SFMT0 COPY/C ORIG/U EMPH/V CUVEN TCBL
Power supply pins (VD+, VA+, DGND, AGND) & the reset pin (RST) and the PLL filter pin (FILT)
are omitted from this diagram. Please refer to the Typical Connection Diagram for hook-up details.
Figure 25. Hardware Mode 2 - Default Data Flow, Serial Audio Input
DS245F4
59

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]