AT89C51CC03C-RLTIM View Datasheet(PDF) - Atmel Corporation

Part Name

Description

MFG CO.

AT89C51CC03C-RLTIM

Enhanced 8-bit MCU with CAN Controller and Flash Memory

Atmel Corporation 

Power Monitor

The POR/PFD function monitors the internal power-supply of the CPU core memories

and the peripherals, and if needed, suspends their activity when the internal power sup-

ply falls below a safety threshold. This is achieved by applying an internal reset to them.

By generating the Reset the Power Monitor insures a correct start up when

AT89C51CC03 is powered up.

Description

In order to startup and maintain the microcontroller in correct operating mode, VCC has

to be stabilized in the VCC operating range and the oscillator has to be stabilized with a

nominal amplitude compatible with logic level VIH/VIL.

These parameters are controlled during the three phases: power-up, normal operation

and power going down. See Figure 14.

Figure 14. Power Monitor Block Diagram

VCC

CPU core

Power On Reset

Power Fail Detect

Voltage Regulator

XTAL1

(1)

RST pin

Regulated

Supply

Memories

Peripherals

Internal Reset

Note:

PCA

Hardware

Watchdog Watchdog

1. Once XTAL1 high and low levels reach above and below VIH/VIL a 1024 clock period

delay will extend the reset coming from the Power Fail Detect. If the power falls below

the Power Fail Detect thresthold level, the reset will be applied immediately.

The Voltage regulator generates a regulated internal supply for the CPU core the mem-

ories and the peripherals. Spikes on the external Vcc are smoothed by the voltage

regulator.

The Power fail detect monitor the supply generated by the voltage regulator and gener-

ate a reset if this supply falls below a safety threshold as illustrated in the Figure 15.

30 AT89C51CC03

4182K–CAN–05/06

Share Link: