datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

CS42L56 View Datasheet(PDF) - Cirrus Logic

Part Name
Description
MFG CO.
CS42L56 Datasheet PDF : 92 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
CS42L56
ANALOG INPUT CHARACTERISTICS (CONTINUED)
Test Conditions (unless otherwise specified): Connections to the CS42L56 are shown in the “Typical Connection Diagrams” on
page 11; Input test signal is a 1 kHz sine wave through the passive input filter, PGA = 0 dB; All Supplies = VA;
GND = AGND = 0 V; TA = +25C; Measurement bandwidth is 20 Hz to 20 kHz; Sample Frequency = 48 kHz. Measurement sig-
nal path is AINxx to SDOUT.
Full-scale Signal Input Voltage
(Note 8)
ADC 0.76•VA 0.80•VA 0.84•VA 0.76•VA 0.80•VA 0.84•VA Vpp
PGA=-1.5 dB, PREAMPx[1:0]=00 -
0.95•VA
-
-
0.95•VA
-
Vpp
PGA=0 dB, PREAMPx[1:0]=00 0.78•VA 0.82•VA 0.86•VA 0.78•VA 0.82•VA 0.86•VA Vpp
PGA=+12 dB, PREAMPx[1:0]=00 - 0.198•VA -
- 0.198•VA -
Vpp
PGA=0 dB, PREAMPx[1:0]=01 - 0.259•VA -
- 0.259•VA -
Vpp
PGA=0 dB, PREAMPx[1:0]=10 - 0.082•VA -
- 0.082•VA -
Vpp
PGA=+12 dB, PREAMPx[1:0]=01 - 0.064•VA -
- 0.064•VA -
Vpp
PGA=+12 dB, PREAMPx[1:0]=10 - 0.020•VA -
- 0.020•VA -
Vpp
AINxREF Input Voltage (Pseudo-Diff Mode)(Note 10) -
-
0.300
-
-
0.300 Vpp
Input Impedance (Note 9)
ADC -
60
-
-
60
-
k
PGA, PREAMPx[1:0]=00 -
40
-
-
40
-
k
PGA, PREAMPx[1:0]=01 -
12.65
-
-
12.65
-
k
PGA, PREAMPx[1:0]=10 -
4
-
-
4
-
k
DC Voltage at Analog Input (Pin Floating)
-
VA/2
-
-
VA/2
-
V
Notes:
5. See Figure 4.
6. SDOUT Code with HPFx=1 and HPFRZx=0.
7. See “Parameter Definitions” on page 91.
8. The full scale input voltage values given in the table refers to the maximum voltage difference between
the AINxx and AINxREF pins. Providing an input signal at these pins that exceeds the full scale input
voltage may result in clipping the analog input.
9. Measured between AINxx and AGND.
10. Providing a signal level higher than 300 mVpp on the AINxREF pin may degrade the PGA linearity and
adversely affect analog input performance. See Figure 5.
100 mVPP,
25 Hz
100 1 F
AINxA
AINxREF
Figure 4. CMRR Test Configuration
100 1 µF
AINxx
300 mVPP,
1 kHz
AINxREF
1 µF
Figure 5. AINxREF Input Voltage Test Configuration
16
DS851F2

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]