ST7FMC2N6B6(2004) View Datasheet(PDF) - STMicroelectronics

Part Name

Description

MFG CO.

ST7FMC2N6B6
(Rev.:2004)

8-BIT MCU WITH NESTED INTERRUPTS, FLASH, 10-BIT ADC, BRUSHLESS MOTOR CONTROL, FIVE TIMERS, SPI, LINSCI™

STMicroelectronics 

I/O PORTS (Cont’d)

Figure 30. I/O Port General Block Diagram

REGISTER

ACCESS

ALTERNATE

OUTPUT

1

0

ALTERNATE

ENABLE

DR

DDR

OR

OR SEL

If implemented

DDR SEL

DR SEL

1

0

EXTERNAL

INTERRUPT

SOURCE (eix)

ST7MC1/ST7MC2

VDD

P-BUFFER

(see table below)

PULL-UP

(see table below)

VDD

PULL-UP

CONDITION

PAD

N-BUFFER

CMOS

SCHMITT

TRIGGER

DIODES

(see table below)

ANALOG

INPUT

ALTERNATE

INPUT

Table 10. I/O Port Mode Options

Configuration Mode

Input

Output

Floating with/without Interrupt

Pull-up with/without Interrupt

Push-pull

Open Drain (logic level)

True Open Drain

Legend: NI - not implemented

Off - implemented not activated

On - implemented and activated

Pull-Up

Off

On

Off

NI

P-Buffer

Off

On

Off

NI

Diodes

to VDD

to VSS

On

On

NI (see note)

Note: The diode to VDD is not implemented in the

true open drain pads. A local protection between

the pad and VSS is implemented to protect the de-

vice against positive stress.

51/294

1

Share Link: