ST7FMC2N6B6(2004) View Datasheet(PDF) - STMicroelectronics

Part Name

Description

MFG CO.

ST7FMC2N6B6
(Rev.:2004)

8-BIT MCU WITH NESTED INTERRUPTS, FLASH, 10-BIT ADC, BRUSHLESS MOTOR CONTROL, FIVE TIMERS, SPI, LINSCI™

STMicroelectronics 

CLOCK AND TIMING CHARACTERISTICS (Cont’d)

Table 91. PLL And Clock Detector Signal Start Up Sequence

OSCIN

PLLEN

(PLL and CKD)

PLL CLOCK

LOCK

2)

CKSEL

fCLK

16Mhz

t lock

OSCIN Clock

PLL clock

3)

ST7MC1/ST7MC2

fVCO= 6 Mhz

1)

CSSD

CSSIE 4)

INTERRUPT

t setup

t hold

Notes:

1. Lock does not go low without resetting the PLLEN bit.

2. Before setting the CKSEL bit by software in order to switch to the PLL clock, a period of tlock must have

elapsed.

3. 2 clock cycles are missing after CKSEL = 1

4. CKSEL bit must be set before enabling the CSS interrupt (CSSIE=1 ).

255/294

Share Link: