M25PE80-VMN6TP View Datasheet(PDF) - Numonyx -> Micron

Part Name

Description

MFG CO.

M25PE80-VMN6TP

8-Mbit, page-erasable serial flash memory with byte alterability, 75 MHz SPI bus, standard pinout

Numonyx -> Micron 

Instructions

Figure 7. Write enable (WREN) instruction sequence

S

01234567

C

Instruction

D

High Impedance

Q

AI02281E

M25PE80

6.2

Write disable (WRDI)

The write disable (WRDI) instruction (Figure 8) resets the write enable latch (WEL) bit.

The write disable (WRDI) instruction is entered by driving Chip Select (S) Low, sending the

instruction code, and then driving Chip Select (S) High.

The write enable latch (WEL) bit is reset under the following conditions:

● Power-up

● Write disable (WRDI) instruction completion

● Page write (PW) instruction completion

● Page program (PP) instruction completion

● Write to lock register (WRLR) instruction completion

● Page erase (PE) instruction completion

● Sector erase (SE) instruction completion

● Bulk erase (BE) instruction completion.

Figure 8. Write disable (WRDI) instruction sequence

S

01234567

C

Instruction

D

High Impedance

Q

AI03750D

22/66

Share Link: