datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

CS4385(2004) View Datasheet(PDF) - Cirrus Logic

Part Name
Description
MFG CO.
CS4385
(Rev.:2004)
Cirrus-Logic
Cirrus Logic 
CS4385 Datasheet PDF : 56 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
CS4385
3.7 ATAPI Specification
The CS4385 implements the channel mixing functions of the ATAPI CD-ROM specification. The
ATAPI functions are applied per A-B pair. Refer to Table 9 on page 46 and Figure 21 for addi-
tional information.
Left Channel
Audio Data
A Channel
Volume
Control
MUTE Aout Ax
SDINx
Σ
Σ
Right Channel
Audio Data
B Channel
Volume
Control
MUTE AoutBx
Figure 21. ATAPI Block Diagram (x = channel pair 1, 2, 3, or 4)
3.8 Direct Stream Digital (DSD) Mode
In software mode the DSD/PCM bits (Reg. 02h) are used to configure the device for DSD mode.
The DSD_DIF bits (Reg 04h) then control the expected DSD rate and MCLK ratio.
The DIR_DSD bit (Reg 04h) selects between two proprietary methods for DSD to analog conver-
sion. The first method uses a decimation free DSD processing technique which allows for fea-
tures such as matched PCM level output, DSD volume control, and 50kHz on chip filter. The
second method sends the DSD data directly to the on-chip switched-capacitor filter for conver-
sion (without the above mentioned features).
The DSD_PM_EN bit (Reg. 04h) selects Phase Modulation (data plus data inverted) as the style
of data input. In this mode the DSD_PM_mode bit selects whether a 128Fs or 64x clock is used
for phase modulated 64x data (see Figure 22). Use of phase modulation mode may not directly
effect the performance of the CS4385, but may lower the sensitivity to board level routing of the
DSD data signals.
The CS4385 can detect errors in the DSD data which does not comply with the SACD specifica-
tion. The STATIC_DSD and INVALID_DSD bits (Reg. 04h) allow the CS4385 to alter the incom-
ing invalid DSD data. Depending on the error, the data may either be attenuated or replaced with
a muted DSD signal (the MUTEC pins would be set according to the DAMUTE bit (Reg. 08h)).
DS671A1
25

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]