
CL-PS7500FE
System-on-a-Chip for Internet Appliance
LA[28:0]
I_OCLK
CLK8
ta d d 1
tc l k 8 l
tc l k 8 h
ta d d 2
BD[15:0]
IORNW
nSIOCS1
nIOR
ti o r n w h
tb d s
tb d h
ti o r n w l
tc s l _ s i o
tc s h _ s i o
tn i o r l
tn i o r h
Figure 22-12. 8-MHz Simple I/O Read Timing
LA[28:0]
I_OCLK
ta d d 1
tc l k 8 l
tc l k 8 h
ta d d 2
CLK8
CLK2
BD[15:0]
tc l k 2 l
tc l k 2 l
IORNW
nSIOCS1
nIOR
ti o r n w h
tc s l _ s i o
tn i o r l
tb d s
tb d h
ti o r n w l
tc s h _ s i o
tn i o r h
Figure 22-13. ‘Sync’ 8-MHz Simple I/O Read Cycle Timing
210
ELECTRICAL SPECIFICATIONS
ADVANCE DATA BOOK v2.0
June 1997