STPCE1EDBI View Datasheet(PDF) - STMicroelectronics

Part Name

Description

MFG CO.

STPCE1EDBI

X86 Core General Purpose PC Compatible System - on - Chip

STMicroelectronics 

STRAP OPTION

3.1. POWER ON STRAP REGISTER DESCRIPTIONS

3.1.1. STRAP REGISTER 0 CONFIGURATION

Strap0

7

MD7

Access = 0022h/0023h

6

5

4

3

2

1

MD6

MD5

MD4

MD3

MD2

This register defaults to the values sampled on MD[7:0] pins after reset

Regoffset = 04Ah

0

Rsv

Bit Number Sampled

Bits 7-6

Bit 5

Bit 4

Bits 3-2

Bits 1-0

Mnemonic

MD[7:6]

MD5

MD4

MD[3:2]

Rsv

Description

PCICLK Programming; the PCICLK PLL is setup through

MD[7:6]. The PLL setup will vary depending on the PCICLK

frequency. See Table 3-2 for details.

This bit reflects the value sampled on MD[5] pin and controls the MCLK/

HCLK Synchronization. When MCLK and HCLK frequency are the same,

when set to 1 it unifies HCLK and MCLK and so improves system

performance.

This bit reflects the value sampled on MD[4] pin and controls the

PCICLKO division. It works in conjunction with MD[17]; refer to Section

3.1.3. bit 1 for more details.

See Section 3.1.4.

Reserved.

Bit 7

0

0

1

Bit 6

0

1

X

Table 3-2. PCI Clock Programming

Description

PCICLK frequency between 16 & 32 MHz

PCICLK frequency between 32 & 64 MHz

Reserved

28/87

Release 1.3 - January 29, 2002

This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.

Share Link: