AT89C51CC03C-RLTIM 查看數據表（PDF） - Atmel Corporation
零件编号
产品描述 (功能)
生产厂家
AT89C51CC03C-RLTIM Datasheet PDF : 197 Pages
| |||
External Space
Memory Interface
External Bus Cycles
4182K–CAN–05/06
AT89C51CC03
The external memory interface comprises the external bus (port 0 and port 2) as well as
the bus control signals (RD#, WR#, and ALE).
Figure 10 shows the structure of the external address bus. P0 carries address A7:0
while P2 carries address A15:8. Data D7:0 is multiplexed with A7:0 on P0. Table 5
describes the external memory interface signals.
Figure 10. External Data Memory Interface Structure
AT89C51CC03
P2
ALE
P0
A15:8
AD7:0 Latch A7:0
RD#
WR#
RAM
PERIPHERAL
A15:8
A7:0
D7:0
OE
WR
Table 5. External Data Memory Interface Signals
Signal
Name
A15:8
AD7:0
Type Description
O
Address Lines
Upper address lines for the external bus.
Address/Data Lines
I/O Multiplexed lower address lines and data for the external
memory.
ALE
RD#
WR#
Address Latch Enable
O ALE signals indicates that valid address information are available
on lines AD7:0.
O
Read
Read signal output to external data memory.
O
Write
Write signal output to external memory.
Alternative
Function
P2.7:0
P0.7:0
-
P3.7
P3.6
This section describes the bus cycles the AT89C51CC03 executes to read (see
Figure 11), and write data (see Figure 12) in the external data memory.
External memory cycle takes 6 CPU clock periods. This is equivalent to 12 oscillator
clock period in standard mode or 6 oscillator clock periods in X2 mode. For further infor-
mation on X2 mode.
Slow peripherals can be accessed by stretching the read and write cycles. This is done
using the M0 bit in AUXR register. Setting this bit changes the width of the RD# and
WR# signals from 3 to 15 CPU clock periods.
For simplicity, the accompanying figures depict the bus cycle waveforms in idealized
form and do not provide precise timing information. For bus cycle timing parameters
refer to the Section “AC Characteristics” of the AT89C51CC03 datasheet.
25
Share Link: 