datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

ST6246B 查看數據表(PDF) - STMicroelectronics

零件编号
产品描述 (功能)
生产厂家
ST6246B Datasheet PDF : 72 Pages
First Prev 41 42 43 44 45 46 47 48 49 50 Next Last
ST62T46B/E46B
TIMER 1& 2 (Cont’d)
4.2.5 TIMER 2 Registers
Timer Status Control Register (TSCR)
Address: 0D7h — Read/Write
7
0
TMZ ETI D5 D4 PSI PS2 PS1 PS0
Bit 7 = TMZ: Timer Zero bit
A low-to-high transition indicates that the timer
count register has decrement to zero. This bit
must be cleared by user software before starting a
new count.
Bit 6 = ETI: Enable Timer Interrup
When set, enables the timer interrupt request. If
ETI=0 the timer interrupt is disabled. If ETI=1 and
TMZ=1 an interrupt request is generated.
Bit 5 = D5: Reserved
Must be set to “1”.
Bit 4 = D4
Do not care.
Bit 3 = PSI: Prescaler Initialize Bit
Used to initialize the prescaler and inhibit its count-
ing. When PSI=“0” the prescaler is set to 7Fh and
the counter is inhibited. When PSI=“1” the prescal-
er is enabled to count downwards. As long as
PSI=“0” both counter and prescaler are not run-
ning.
Bit 2, 1, 0 = PS2, PS1, PS0: Prescaler Mux. Se-
lect. These bits select the division ratio of the pres-
caler register.
Table 14. Prescaler Division Factors
PS2
PS1
PS0 Divided by
0
0
0
1
0
0
1
2
0
1
0
4
0
1
1
8
1
0
0
16
1
0
1
32
1
1
0
64
1
1
1
128
Timer Counter Register (TCR)
Address: 0D6h — Read/Write
7
0
D7 D6 D5 D4 D3 D2 D1 D0
Bit 7-0 = D7-D0: Counter Bits.
Prescaler Register PSC
Address: 0D5h — Read/Write
7
0
D7 D6 D5 D4 D3 D2 D1 D0
Bit 7 = D7: Always read as ”0”.
Bit 6-0 = D6-D0: Prescaler Bits.
43/72
379

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]