
STM8S105x4/6
+LJK
166LQSXW
&3+$
&32/
&3+$
&32/
Electrical characteristics
Figure 43. SPI timing diagram - master mode
WF6&.
&3+$
&32/
&3+$
&32/
0,62
,13 87
026,
28738 7
WVX0,
WZ6&.+
WZ6&./
06%,1
WK0,
06%287
WY02
%,7,1
% , 7287
WK02
1. Measurement points are at CMOS levels: 0.3 VDD and 0.7 VDD.
WU6&.
WI6&.
/6%,1
/6%287
DLF
DocID14771 Rev 15
83/121
90