datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

M38748ECF-XXXFS 查看數據表(PDF) - Mitsumi

零件编号
产品描述 (功能)
生产厂家
M38748ECF-XXXFS
Mitsumi
Mitsumi 
M38748ECF-XXXFS Datasheet PDF : 92 Pages
First Prev 31 32 33 34 35 36 37 38 39 40 Next Last
MITSUBISHI MICROCOMPUTERS
3874 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
Timer 1, Timer 2, Timer 3
Timer 1, timer 2, and timer 3 are 8-bit timers. The count source for
each timer can be selected by timer 123 mode register.
q Timer 2 write control
When the timer 2 write control bit is “1”, and the value is written in
the address of timer 2, the value is loaded only in the latch. The
value in the latch is loaded in timer 2 after timer 2 underflows.
When the timer 2 write control bit is “0”, and the value is written in
the address of timer 2, the value is loaded in the timer 2 and the
latch at the same time.
q Timer 2 output control
An inversion signal from TOUT pin is output each time timer 2
underflows.
In this case, set the port P50 direction register to the output mode.
s Note
q Timer 1 to timer 3
When the count source of timer 1 to 3 is changed, the timer count-
ing value may be changed large because a thin pulse is generated
in count input of timer. If timer 1 output is selected as the count
source of timer 2 or timer 3, when timer 1 is written, the counting
value of timer 2 or timer 3 may be changed large because a thin
pulse is generated in timer 1 output.
Therefore, set the value of timer in the order of timer 1, timer 2 and
timer 3 after the count source selection of timer 1 to 3.
b7
b0
Timer 123 mode register
(T123M :address 002916)
TOUT output active edge switch bit
0 : Start at “H” output
1 : Start at “L” output
TOUT output control bit
0 : TOUT output disabled
1 : TOUT output enabled
Timer 2 write control bit
0 : Write data in latch and counter
1 : Write data in latch only
Timer 2 count source selection bit
0 : Timer 1 output
1 : f(XIN)/16
(or f(XCIN)/16 in low-speed mode)
Timer 3 count source selection bit
0 : Timer 1 output
1 : f(XIN)/16
(or f(XCIN)/16 in low-speed mode)
Timer 1 count source selection bit
0 : f(XIN)/16
(or f(XCIN)/16 in low-speed mode)
1 : f(XCIN)
Not used (return “0” when read)
Note : Internal clock φ is f(XCIN)/2 in the low-speed mode.
Fig. 25 Structure of timer 123 mode register
33

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]