CS61884 查看數據表（PDF） - Cirrus Logic
零件编号
产品描述 (功能)
生产厂家
CS61884 Datasheet PDF : 71 Pages
| |||
CS61884
14.18 Line Length Data Register (11h)
BIT NAME
Description
The value written to the 4-LSBs of this register specifies whether the device is operating in
either T1/J1 or E1 modes and the associated pulse shape as shown below is being transmit-
ted. Register bits default to 00h after power-up or reset.
[7:5] RSVD
RESERVED (These bits must be set to 0.)
This bit specifies the use of internal (Int_ExtB = 1) or external (Int_ExtB = 0) receiver line
[4] INT_EXTB matching. The line impedance for both the receiver and transmitter are chosen through the
LEN [3:0] bits in this register.
These bits setup the line impedance for both the receiver and the transmitter path and the
[3:0] LEN[3:0] desired pulse shape for a specific channel. The channel is selected with the Line Length
Channel ID register (0x10). The following table shows the available transmitter pulse
shapes.
LEN [3:0] Operation
Line Length Selection
Phase Samples
Mode
per UI
0000
E1
120Ω 3.0V
12
0001
T1/J1 100Ω DS1, Option A (undershoot)
14
0010
T1/J1 100Ω DS1, Option A (0dB)
14
0011
T1/J1 100Ω 0 - 133Ft (0.6dB)
13
0100
T1/J1 100Ω 133 - 266Ft (1.2dB)
13
0101
T1/J1 100Ω 266 - 399Ft (1.2dB)
13
0110
T1/J1 100Ω 399 - 533Ft (2.4dB)
13
0111
T1/J1 100Ω 533 - 655Ft (3.0dB)
13
1000
E1
75Ω 2.37V
12
14.19 Output Disable Register (12h)
BIT NAME
Description
[7:0] OENB 7-0 Setting bit n of this register to “1” High-Z the TX output driver on channel n of the device.
Register bits default to 00h after power-up or reset.
14.20 AIS Status Register (13h)
BIT NAME
Description
[7:0] AISS 7-0 A “1” in bit position n indicates that the receiver has detected an AIS condition on channel n,
which generates an interrupt on the INT pin. Register bits default to 00h after power-up or
reset.
14.21 AIS Interrupt Enable Register (14h)
BIT NAME
Description
[7:0] AISE 7-0 This register enables changes in the AIS Status register to be reflected in the AIS Interrupt
Status register, thus causing an interrupt on the INT pin. Register bits default to 00h after
power-up or reset.
DS485F1
39
Share Link: 