-XO ¶
&21),'(17,$/
CS61535A
WHU WKH IDO OLQJ HGJ H RI 7 &/. 7 KH &6 UH
TXLUHV QV RI KR OG WL PH RQ 7 326 DQ G 7 1(*
DIWHU W KH ID OOLQJ H GJH RI 7 &/ D QG QV RI V HWXS
WLPH
/ 26 RF FXUV DIWH U FRQ VHFXWLYH ]HURV RQ WK H
&6 )RU W KH & 6$ / 26 RF FXUV DIW HU
]HURV
6L QFH WKH &6 $ UHFH LYHUV D UH FR QWLQX
RXVO\ FDO LEUDWHG WK HUH LV QR QH HG WR LVVXH D UHVHW
WR LQL WLDOL]H WK H U HFHLYHU W LPLQJ D V Z LWK W KH
&6
Using the CS61535A for SONET
7KH &6$ FDQ EH DSSOLHG WR 621( 7 97
DQG 97 LQ WHUIDFH F LUFXLWV DV V KRZQ LQ )L J
XUH $ 7KH 621(7 GDWD UDWH LV 0+] DQG
KDV E LWV S HU IUD PH XV SH U IUD PH $Q
LQGLYLGXDO 7 IUDPH ELWV SHU IUDPH RU 3&0
IUDPH ELWV SHU IUDPH KDV LWV GDWD PDSSHG
LQWR WKH E LW 6 21(7 IU DPH 7 KH P DSSLQJ
GRHV QR W U HVXOW LQ D XQ LIRUP V SDFLQJ EHW ZHHQ
VXFHVVLYH 7 RU ( ELWV 5DWKHU IRU ORFNHG 97
DSSOLFDWLRQV JDSV DV ODUJH DV 7 ELW SHULRGV RU
( EL W SH ULRGV FD Q H[L VW EHWZHHQ V XFFHVVLYH
ELWV : LWK IO RDWLQJ 97 V WKH JDS V F DQ E H HYHQ
ODUJHU
7KH FL UFXLW L Q ) LJXUH $ HOL PLQDWHV WKH GHP XOWL
SOH[LQJ MLWWHU LQ D WZ RVWHS DSS URDFK 7KH I LUVW
VWHS XV HV D ) ,)2 ZK LFK LV ILOOHG DW D 0+]
UDWH ZKHQ 7 RU ( ELWV DUH SUHVHQW DQG ZKLFK
LV HPSWLHG DW D VXEPXOWLSOH RI WKH UDWH 7KH
),)2 LV H PSWLHG R QO\ ZKHQ LW F RQWDLQV G DWD
:KHQ WK H ),)2 LV HPSW \ WK H RXW SXW FORFN LV QRW
SXOVHG
7KH V XEPXOWLSOH UD WH FKRVHQ VKRXOG E H V OLJKWO\
IDVWHU WKDQ WKH WDUJHW UDWH RU 0+]
EXW DV FORVH WR WKH WDU JHW U DWH DV SRV VLEOH ) RU
51.84 MHz
Div By
6480 to
193 bit
(or 256 bit)
Mapping
Circuit
TCLK1
TSER
RSER
RCLK1
Empty
Write
FIFO Clock
TSER
FIFO
RSER
RCLK2
CS62180B
TCLK2
TPOS
TNEG
RPOS
RNEG
RCLK2
Jitter
Attenuator
Driver
CS61535A
Receiver
Figure A5. SONET Application
32
DS40F3