datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

CS4215-KL 查看數據表(PDF) - Cirrus Logic

零件编号
产品描述 (功能)
生产厂家
CS4215-KL
Cirrus-Logic
Cirrus Logic 
CS4215-KL Datasheet PDF : 52 Pages
First Prev 31 32 33 34 35 36 37 38 39 40 Next Last
CS4215
CLKOUT - Master Clock Output, Pin 5(L), 95(Q)
Master clock output, whose frequency is always 256 times the system sample rate (FSYNC
frequency). CLKOUT is active only in data mode and is low during control mode.
Miscellaneous Pins
PIO0, PIO1 - Parallel Input/Output, Pins 36(L), 37(L), 72(Q), 74(Q)
These pins are provided as general purpose digital parallel input/output and have open drain
outputs. An external pull-up resistor is required. They can be read in control mode, and read
and written to in data mode.
Note: All unlabeled pins are No Connects which should be left floating.
DS76F2
35

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]