SI5328C-C-GM 查看數據表（PDF） - Silicon Laboratories

零件编号

产品描述 (功能)

生产厂家

SI5328C-C-GM

ITU-T G.8262 SYNCHRONOUS ETHERNET JITTER-ATTENUATING CLOCK MULTIPLIER

Silicon Laboratories 

Table 4. Microprocessor Control (Continued)

(VDD = 2.5 ±10% or 3.3 V ±10%, TA = –40 to 85 °C)

Parameter

Symbol

Test Condition

SPI Specifications

Duty Cycle, SCLK

tDC

Cycle Time, SCLK

tc

Rise Time, SCLK

tr

Fall Time, SCLK

tf

Low Time, SCLK

tlsc

High Time, SCLK

thsc

Delay Time, SCLK Fall

td1

to SDO Active

Delay Time, SCLK Fall

td2

to SDO Transition

Delay Time, SS Rise

td3

to SDO Tri-state

Setup Time, SS to

tsu1

SCLK Fall

Hold Time, SS to

th1

SCLK Rise

Setup Time, SDI to

tsu2

SCLK Rise

Hold Time, SDI to

th2

SCLK Rise

Delay Time between

tcs

Slave Selects

SCLK = 10 MHz

20–80%

20–80%

20–20%

80–80%

Si5328

Min

Typ

Max

Unit

40

—

60

%

100

—

—

ns

—

—

25

ns

—

—

25

ns

30

—

—

ns

30

—

—

ns

—

—

25

ns

—

—

25

ns

—

—

25

ns

25

—

—

ns

20

—

—

ns

25

—

—

ns

20

—

—

ns

25

—

—

ns

Rev. 1.0

13

Share Link: