CS8415A-IS 查看數據表（PDF） - Cirrus Logic

零件编号

产品描述 (功能)

生产厂家

CS8415A-IS

96 kHz Digital Audio Interface Receiver

Cirrus Logic 

CS8415A

10. HARDWARE MODE

The CS8415A has a hardware mode which allows

using the device without a microcontroller. Hard-

ware mode is selected by connecting the H/S pin

to VL+. Various pins change function in hardware

mode, described in the hardware mode pin defini-

tion section.

Hardware mode data flow is shown in Figure 9. Au-

dio data is input through the AES3 receiver, and

routed to the serial audio output port. The PRO,

COPY, ORIG, EMPH, and AUDIO channel status

bits are output on pins. The decoded C and U bits

are also output, clocked at both edges of OLRCK

(master mode only, see Figure 7).The current au-

dio sample is passed unmodified to the serial audio

output port if the validity bit is high, or a parity, bi-

phase, or PLL lock error occurs.

10.1 Serial Audio Port Formats

In hardware mode, only a limited number of alter-

native serial audio port formats are available.

Table 2 defines the equivalent software mode bit

settings for each format. Start-up options are

shown in Table 3, and allow choice of the serial au-

dio output port as a master or slave, and the serial

audio port format.

VL+

H/S

RXP

RXN

AES3 Rx

&

Decoder

Serial

Audio

O u tp u t

OLRCK

OSCLK

SDOUT

C & U bit Data Buffer

C

U

RMCK RERR NVERR CHS COPY ORIG EMPH PRO AUDIO RCBL

Power supply pins (VD+, VA+, DGND, AGND) & the reset pin (RST) and the PLL filter pin (FILT)

are omitted from this diagram. Please refer to the Typical Connection Diagram for hook-up details.

Figure 9. Hardware Mode

OF1 - Left Justified

OF2 - I2S 24-bit data

OF3 - Right Justified, master mode only

OF4 - Direct AES3 data

SOSF

0

0

0

0

SORES1/0

00

00

00

11

SOJUST

0

0

1

0

SODEL

0

1

0

0

Table 2. Equivalent Software Mode Bit Definitions

SOSPOL

0

0

0

0

SOLRPOL

0

1

0

0

SDOUT

LO

HI

-

-

-

-

ORIG

-

-

LO

LO

HI

HI

EMPH

-

-

LO

HI

LO

HI

Function

Serial Output Port is Slave

Serial Output Port is Master

Left Justified

I2S 24-bit data

Right Justified

Direct AES3 data

Table 3. Hardware Mode Start-up Options

30

Share Link: