M38B59M3-059FS 查看數據表（PDF） - MITSUBISHI ELECTRIC

零件编号

产品描述 (功能)

生产厂家

M38B59M3-059FS

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

MITSUBISHI ELECTRIC  

PRELIMINARY NSootimcee: pTahriasmisentroict alimfinitaslasrpeescuifbicjeactitotno. change.

MITSUBISHI MICROCOMPUTERS

38B5 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Watchdog Timer

The watchdog timer gives a mean of returning to the reset status

when a program cannot run on a normal loop (for example, because

of a software runaway). The watchdog timer consists of an 8-bit watch-

dog timer L and a 12-bit watchdog timer H.

qStandard operation of watchdog timer

When any data is not written into the watchdog timer control register

(address 002B16) after resetting, the watchdog timer is in the stop

state. The watchdog timer starts to count down by writing an optional

value into the watchdog timer control register (address 002B16) and

an internal reset occurs at an underflow of the watchdog timer H.

Accordingly, programming is usually performed so that writing to the

watchdog timer control register (address 002B16) may be started

before an underflow. When the watchdog timer control register

(address 002B16) is read, the values of the 6 high-order bits of the

watchdog timer H, STP instruction disable bit, and watchdog timer H

count source selection bit are read.

(1) Initial value of watchdog timer

At reset or writing to the watchdog timer control register (address

002B16), a watchdog timer H is set to “FFF16” and a watchdog timer

L to “FF16.”

(2) Watchdog timer H count source selection bit operation

Bit 7 of the watchdog timer control register (address 002B16) permits

selecting a watchdog timer H count source. When this bit is set to

“0,” the underflow signal of watchdog timer L becomes the count

source. The detection time is set then to f(XIN) = 2.1 s at 4 MHz

frequency and f(XCIN) = 512 s at 32 kHz frequency.

When this bit is set to “1,” the count source becomes the signal

divided by 8 for f(XIN) (or divided by 16 for f(XCIN)). The detection

time in this case is set to f(XIN) = 8.2 ms at 4 MHz frequency and

f(XCIN) = 2 s at 32 KHz frequency. This bit is cleared to “0” after

resetting.

(3) Operation of STP instruction disable bit

Bit 6 of the watchdog timer control register (address 002B16) permits

disabling the STP instruction when the watchdog timer is in opera-

tion.

When this bit is “0,” the STP instruction is enabled.

When this bit is “1,” the STP instruction is disabled.

Once the STP instruction is executed, an internal resetting occurs.

When this bit is set to “1,” it cannot be rewritten to “0” by program.

This bit is cleared to “0” after resetting.

s Note

When releasing the stop mode, the watchdog timer performs its count

operation even in the stop release waiting time. Be careful not to

cause the watchdog timer H to underflow in the stop release waiting

time, for example, by writing data in the watchdog timer control reg-

ister (address 002B16) before executing the STP instruction.

XCIN

XIN

1/2

“1”

Internal system clock

selection bit

(Note)

“0”

“FF16” is set when

watchdog timer

control register is

written to.

Watchdog timer L (8)

1/8

“0”

“1”

Watchdog timer H (12)

Watchdog timer H count

source selection bit

Data bus

“FFF16” is set

when watchdog

timer control

register is written

to.

STP instruction disable bit

STP instruction

RESET

Reset

circuit

Internal reset

Note: Either high-speed, middle-speed or low-speed mode is selected by bit 7 of CPU mode register.

Fig. 61 Block Diagram of Watchdog Timer

b7

Fig. 62 Structure of Watchdog Timer Control Register

b0

Watchdog timer control register

(WDTCON : address 002B16)

Watchdog timer H (for read-out of high-order 6 bit)

STP instruction disable bit

0: STP instruction enabled

1: STP instruction disabled

Watchdog timer H count source selection bit

0: Watchdog timer L underflow

1: f(XIN)/8 or f(XCIN)/16

53

Share Link: