datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

CS8412-CS 查看數據表(PDF) - Cirrus Logic

零件编号
产品描述 (功能)
生产厂家
CS8412-CS
Cirrus-Logic
Cirrus Logic 
CS8412-CS Datasheet PDF : 38 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
CS8411 CS8412
CS8412 DESCRIPTION
The CS8412 does not need a microprocessor to
handle the non-audio data (although a micro may
be used with the C and U serial ports). Instead, ded-
icated pins are available for the most important
channel status bits. The CS8412 is a monolithic
CMOS circuit that receives and decodes digital au-
dio data which was encoded according to the digital
audio interface standards. It contains an RS422 line
receiver and clock and data recovery utilizing an
on-chip phase-locked loop. The audio data is out-
put through a configurable serial port that supports
14 formats. The channel status and user data have
their own serial pins and the validity flag is OR’ed
with the ERF flag to provide a single pin, VERF,
indicating that the audio output may not be valid.
This pin may be used by interpolation filters that
provide error correction. A block diagram of the
CS8412 is illustrated in Figure 16.
The line receiver and jitter performance are de-
scribed in the sections directly preceding the
CS8411 sections in the beginning of this data sheet.
Audio Serial Port
The audio serial port is used primarily to output au-
dio data and consists of three pins: SCK, FSYNC,
and SDATA. These pins are configured via four
control pins: M0, M1, M2, and M3. M3 selects be-
tween eight normal serial formats (M3 = 0), and six
special formats (M3 = 1).
Normal Modes (M3 = 0)
When M3 is low, the normal serial port formats
shown in Figure 17 are selected using M2, M1, and
M0. These formats are also listed in Table 3,
VA+
22
9
RXP
RXN 10
FILT AGND MCK
20 21
19
Clock & Data
Recovery
Bi-phase
Decoder
and
Frame
Sync
Timing
De-Multiplexer
VD+
DGND
CS12/
FCK
7
8
Parity
Check
13
Frequency
Comparator
3
Error
Encoder
3
CRC
check
Channel
Status
Latch
16
SEL
6
6
Multiplexer
6 5 4 3 2 27
C0/ Ca/ Cb/ Cc/ Cd/ Ce/
E0 E1 E2 F0 F1 F2
Figure 16. CS8412 Block Diagram
M3 M2 M1 M0
17 18 24 23
Audio
Serial
Port
11
FSYNC
12
SCK
26
SDATA
1
R
C
14
e
U
g
28
i
VERF
s
t
15
e
CBL
r
s
25
ERF
DS61F1
23

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]