CS5467-ISZ 查看數據表（PDF） - Cirrus Logic
零件编号
产品描述 (功能)
生产厂家
CS5467-ISZ Datasheet PDF : 46 Pages
| |||
CS5467
SWITCHING CHARACTERISTICS (Continued)
Parameter
Symbol Min
Typ
Max Unit
E1, E2, and E3 Timing
(Note 19 and 20)
Period
tperiod
500
-
-
µs
Pulse Width
tpw
244
-
-
µs
Rising Edge to Falling Edge
t3
6
-
-
µs
E2 Setup to E1 and/or E3 Falling Edge
t4
1.5
-
-
µs
E1 Falling Edge to E3 Falling Edge
t5
248
-
-
µs
Notes: 19. Pulse output timing is specified at DCLK = 4.096 MHz, E2MODE = 0, and E3MODE[1:0] = 0. Refer to
6.7 Energy Pulse Outputs on page 20 for more information on pulse output pins.
20. Timing is proportional to the frequency of DCLK.
tpw
E1 t4
tperiod
t3
E2
t4
E3
t5
tpw
tperiod
t5
t3
Figure 2. Timing Diagram for E1, E2, and E3
ABSOLUTE MAXIMUM RATINGS
WARNING: Operation at or beyond these limits may result in permanent damage to the device.
Normal operation is not guaranteed at these extremes.
DC Power Supplies
Parameter
Input Current, Any Pin Except Supplies
Output Current, Any Pin Except VREFOUT
Power Dissipation
Analog Input Voltage
Digital Input Voltage
Ambient Operating Temperature
Storage Temperature
Symbol
(Notes 21 and 22)
Positive Digital
Positive Analog
VD+
VA+
(Notes 23, 24, 25)
(Note 26)
All Analog Pins
All Digital Pins
IIN
IOUT
PD
VINA
VIND
TA
Tstg
Min
-0.3
-0.3
-
-
-
- 0.3
-0.3
-40
-65
Typ
Max
-
+6.0
-
+6.0
-
±10
-
100
-
500
- (VA+) + 0.3
- (VD+) + 0.3
-
85
-
150
Unit
V
V
mA
mA
mW
V
V
°C
°C
Notes: 21. VA+ and AGND must satisfy [(VA+) - (AGND)] ≤ + 6.0 V.
22. VD+ and AGND must satisfy [(VD+) - (AGND)] ≤ + 6.0 V.
23. Applies to all pins including continuous over-voltage conditions at the analog input pins.
24. Transient current of up to 100 mA will not cause SCR latch-up.
25. Maximum DC input current for a power supply pin is ±50 mA.
26. Total power dissipation, including all input currents and output currents.
DS714F1
13
Share Link: 