datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

AT45DB321C-CU(2006) 查看數據表(PDF) - Atmel Corporation

零件编号
产品描述 (功能)
生产厂家
AT45DB321C-CU
(Rev.:2006)
Atmel
Atmel Corporation 
AT45DB321C-CU Datasheet PDF : 40 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
13.5 Reset Timing
CS
SCK
RESET
SO
HIGH IMPEDANCE
AT45DB321C
tREC
tRST
tCSS
HIGH IMPEDANCE
SI
Note: The CS signal should be in the high state before the RESET signal is deasserted.
13.6 Command Sequence for Read/Write Operations (except Status Register Read)
SI
CMD 8 bits 8 bits 8 bits
MSB
r XXX XXXX XXXX XXXX XXXX XXXX
LSB
Reserved for Page Address
larger densities (PA12-PA0)
Byte/Buffer Address
(BA9-BA0/BFA9-BFA0)
Notes:
1. “r” designates bits reserved for larger densities.
2. It is recommended that “r” be a logical “0” for densities of 32M bits or smaller.
3. For densities larger than 32M bits, the “r” bit becomes the most significant Page Address bit for the appropriate density.
25
3387L–DFLASH–6/06

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]