datasheetbank_Logo    Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Number :
Home  >>>  TPS51206 Datasheet

TPS51206

  

Datasheet PDF

Match, Like TPS51206
Start with TPS51206D*
End N/A
Included N/A
View Details    
Manufacturer Part no Description View
TI
Texas Instruments
TPS51206 2-A Peak Sink / Source DDR Termination Regulator With VTTREF Buffered Reference for DDR2, DDR3, DDR3L, and DDR4

Description
The TPS51206 is a sink and source double date rate (DDR) termination regulator with VTTREF buffered reference output. It is specifically designed for low input voltage, low-cost, low-external component count systems where space is a key consideration. The TPS51206 maintains fast transient response and only requires 1 × 10-µF of ceramic output capacitance. The TPS51206 supports a remote sensing function and all power requirements for DDR2, DDR3 and Low-Power DDR3 (DDR3L), and DDR4 VTT bus. The VTT current capability is ±2-A peak. The device supports all of the DDR power states, putting VTT to High-Z in S3 state (suspend to RAM) and discharging VTT and VTTREF in S4 or S5 state (suspend to disk).
The TPS51206 is available in 10-pin, 2 × 2, SON (DSQ) PowerPAD™ package and specified from –40°C to 85°C.

Features
• Supply Input Voltage: Supports 3.3-V Rail and 5-V
   Rail
• VLDOIN Input Voltage Range: VTT+0.4 V to 3.5 V
• VTT Termination Regulator
   – Output Voltage Range: 0.5 V to 0.9 V
   – 2-A Peak Sink and Source Current
   – Requires Only 10-μF MLCC Output Capacitor
   – ±20 mV Accuracy
• VTTREF Buffered Reference
   – VDDQ/2 ± 1% Accuracy
   – 10-mA Sink and Source Current
• Supports High-Z in S3 and Soft-Stop in S4 and S5
   with S3 and S5 Inputs
• Overtemperature Protection
• 10-Pin, 2 mm × 2 mm SON (DSQ) Package

Applications
• DDR2, DDR3, DDR3L, and DDR4 Memory Power
   Supplies
• SSTL_18, SSTL_15, SSTL_135 and HSTL
   Termination


other parts : TPS51206DSQR  TPS51206DSQT  
TPS51206 PDF
TI
Texas Instruments
TPS51206DSQR 2-A Peak Sink / Source DDR Termination Regulator With VTTREF Buffered Reference for DDR2, DDR3, DDR3L, and DDR4

Description
The TPS51206 is a sink and source double date rate (DDR) termination regulator with VTTREF buffered reference output. It is specifically designed for low input voltage, low-cost, low-external component count systems where space is a key consideration. The TPS51206 maintains fast transient response and only requires 1 × 10-µF of ceramic output capacitance. The TPS51206 supports a remote sensing function and all power requirements for DDR2, DDR3 and Low-Power DDR3 (DDR3L), and DDR4 VTT bus. The VTT current capability is ±2-A peak. The device supports all of the DDR power states, putting VTT to High-Z in S3 state (suspend to RAM) and discharging VTT and VTTREF in S4 or S5 state (suspend to disk).
The TPS51206 is available in 10-pin, 2 × 2, SON (DSQ) PowerPAD™ package and specified from –40°C to 85°C.

Features
• Supply Input Voltage: Supports 3.3-V Rail and 5-V
   Rail
• VLDOIN Input Voltage Range: VTT+0.4 V to 3.5 V
• VTT Termination Regulator
   – Output Voltage Range: 0.5 V to 0.9 V
   – 2-A Peak Sink and Source Current
   – Requires Only 10-μF MLCC Output Capacitor
   – ±20 mV Accuracy
• VTTREF Buffered Reference
   – VDDQ/2 ± 1% Accuracy
   – 10-mA Sink and Source Current
• Supports High-Z in S3 and Soft-Stop in S4 and S5
   with S3 and S5 Inputs
• Overtemperature Protection
• 10-Pin, 2 mm × 2 mm SON (DSQ) Package

Applications
• DDR2, DDR3, DDR3L, and DDR4 Memory Power
   Supplies
• SSTL_18, SSTL_15, SSTL_135 and HSTL
   Termination


other parts : TPS51206  TPS51206DSQT  
TPS51206DSQR PDF
TI
Texas Instruments
TPS51206DSQT 2-A Peak Sink / Source DDR Termination Regulator With VTTREF Buffered Reference for DDR2, DDR3, DDR3L, and DDR4

Description
The TPS51206 is a sink and source double date rate (DDR) termination regulator with VTTREF buffered reference output. It is specifically designed for low input voltage, low-cost, low-external component count systems where space is a key consideration. The TPS51206 maintains fast transient response and only requires 1 × 10-µF of ceramic output capacitance. The TPS51206 supports a remote sensing function and all power requirements for DDR2, DDR3 and Low-Power DDR3 (DDR3L), and DDR4 VTT bus. The VTT current capability is ±2-A peak. The device supports all of the DDR power states, putting VTT to High-Z in S3 state (suspend to RAM) and discharging VTT and VTTREF in S4 or S5 state (suspend to disk).
The TPS51206 is available in 10-pin, 2 × 2, SON (DSQ) PowerPAD™ package and specified from –40°C to 85°C.

Features
• Supply Input Voltage: Supports 3.3-V Rail and 5-V
   Rail
• VLDOIN Input Voltage Range: VTT+0.4 V to 3.5 V
• VTT Termination Regulator
   – Output Voltage Range: 0.5 V to 0.9 V
   – 2-A Peak Sink and Source Current
   – Requires Only 10-μF MLCC Output Capacitor
   – ±20 mV Accuracy
• VTTREF Buffered Reference
   – VDDQ/2 ± 1% Accuracy
   – 10-mA Sink and Source Current
• Supports High-Z in S3 and Soft-Stop in S4 and S5
   with S3 and S5 Inputs
• Overtemperature Protection
• 10-Pin, 2 mm × 2 mm SON (DSQ) Package

Applications
• DDR2, DDR3, DDR3L, and DDR4 Memory Power
   Supplies
• SSTL_18, SSTL_15, SSTL_135 and HSTL
   Termination


other parts : TPS51206  TPS51206DSQR  
TPS51206DSQT PDF

1

New and Popular Datasheet

LM317  PN2222A  1N4007  LM324N  S7010  MB39A108_03  FT5753M  BSS110  2SK2019-01  2SK1279  2SK1277  2SK2050  2SK1507  2SK1507-01M  ESAD83-004  7MBR15SA120D-01  2MBI100NB-120  MMA8451Q  MMZ09312BT1  MPXV7002  MMA7260Q  33975_05  33975_08  ZVNL120A  2SD1351  65239-005LF_  XR21V1412  7MBR35SB120-01  SK3699-01MR  GL852G  ESAD83-004K  D83-004  IRF510S  2SD1351  AD7892ANZ-1  7MBR10VKA060-50  XR21V1412IL-0B-EB  NA12W-K  BSS110  ZVNL120A  MPC18730EP  M57184N-715B  M57184N-715B  IRF510  GZF10C  GZF10C  ESAD83-004R  CA4800C  7MBP150RA060  0204-125  RY5W-K  PDMB400B12C  MTP4N10  MPXV5100GP  TDA2030A  Part List  Manufacturers List 


Key Word
System  Voltage  Analog  Audio  Axial  Battery  Bipolar  Bridge  Camera  Chip  Clock  Color  Connector  Control  Controller  Converter  Counter  Crystal  Decoder  Digital 

@ 2014 - 2018  [ Home ] [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]