AT/TS80C31X2
Table 10-3. IP Register -- IP - Interrupt Priority Register (B8h)
7
6
5
4
3
2
1
0
-
-
-
PS
PT1
PX1
PT0
PX0
Bit
Number
7
6
5
4
3
2
1
0
Bit
Mnemonic
Description
-
Reserved
The value read from this bit is indeterminate. Do not set this bit.
-
Reserved
The value read from this bit is indeterminate. Do not set this bit.
-
Reserved
The value read from this bit is indeterminate. Do not set this bit.
PS
Serial port Priority bit
Refer to PSH for priority level.
PT1
Timer 1 overflow interrupt Priority bit
Refer to PT1H for priority level.
PX1
External interrupt 1 Priority bit
Refer to PX1H for priority level.
PT0
Timer 0 overflow interrupt Priority bit
Refer to PT0H for priority level.
PX0
External interrupt 0 Priority bit
Refer to PX0H for priority level.
Reset Value = XXX0 0000b
Bit addressable
19
4428E–8051–02/08