PSD853F3A-12UI 데이터 시트보기 (PDF) - STMicroelectronics
부품명
상세내역
제조사
PSD853F3A-12UI Datasheet PDF : 128 Pages
| |||
Programming Flash memory
8
Programming Flash memory
PSD8XXFX
Flash memory must be erased prior to being programmed. A byte of Flash memory is
erased to all 1s (FFh), and is programmed by setting selected bits to ’0.’ The MCU may
erase Flash memory all at once or by-sector, but not byte-by-byte. However, the MCU may
program Flash memory byte-by-byte.
The primary and secondary Flash memories require the MCU to send an instruction to
program a byte or to erase sectors (see Table 10).
Once the MCU issues a Flash memory Program or Erase instruction, it must check for the
status bits for completion. The embedded algorithms that are invoked inside the PSD
support several means to provide status to the MCU. Status may be checked using any of
) three methods: Data Polling, Data Toggle, or Ready/Busy (PC3).
uct(s 8.1
Data Polling
rod Polling on the Data Polling flag bit (DQ7) is a method of checking whether a program or
erase cycle is in progress or has completed. Figure 6 shows the Data Polling algorithm.
te P When the MCU issues a Program instruction, the embedded algorithm within the PSD
begins. The MCU then reads the location of the byte to be programmed in Flash memory to
le check status. The Data Polling flag bit (DQ7) of this location becomes the complement of b7
so of the original data byte to be programmed. The MCU continues to poll this location,
b comparing the Data Polling flag bit (DQ7) and monitoring the Error flag bit (DQ5). When the
O Data Polling flag bit (DQ7) matches b7 of the original data, and the Error flag bit (DQ5)
- remains ’0,’ the embedded algorithm is complete. If the Error flag bit (DQ5) is '1,' the MCU
) should test the Data Polling flag bit (DQ7) again since the Data Polling flag bit (DQ7) may
t(s have changed simultaneously with the Error flag bit (DQ5, see Figure 6).
c The Error flag bit (DQ5) is set if either an internal timeout occurred while the embedded
du algorithm attempted to program the byte or if the MCU attempted to program a '1' to a bit
ro that was not erased (not erased is logic '0').
P It is suggested (as with all Flash memories) to read the location again after the embedded
teprogramming algorithm has completed, to compare the byte that was written to the Flash
memory with the byte that was intended to be written.
oleWhen using the Data Polling method during an Erase cycle, Figure 6 still applies. However,
s the Data Polling flag bit (DQ7) is '0' until the Erase cycle is complete. A 1 on the Error flag bit
Ob (DQ5) indicates a timeout condition on the Erase cycle; a 0 indicates no error. The MCU can
read any location within the sector being erased to get the Data Polling flag bit (DQ7) and
the Error flag bit (DQ5).
PSDsoft Express generates ANSI C code functions which implement these Data Polling
algorithms.
34/128
Doc ID 7833 Rev 7
Share Link: 