February 1992
Revised June 2001
74LVQ138
Low Voltage 1-of-8 Decoder/Demultiplexer
General Description
The LVQ138 is a high-speed 1-of-8 decoder/demultiplexer.
This device is ideally suited for high-speed bipolar memory
chip select address decoding. The multiple input enables
allow parallel expansion to a 1-of-24 decoder using just
three LVQ138 devices or a 1-of-32 decoder using four
LVQ138 devices and one inverter.
Features
s Ideal for low power/low noise 3.3V applications
s Guaranteed simultaneous switching noise level and
dynamic threshold performance
s Improved latch-up immunity
s Guaranteed incident wave switching into 75Ω
s 4kV minimum ESD immunity
s Demultiplexing capability
s Multiple input enable for each expansion
s Active LOW mutually exclusive outputs
Ordering Code:
Order Number Package Number
Package Description
74LVQ138SC
74LVQ138SJ
M16A
M16D
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Logic Symbols
Connection Diagram
IEEE/IEC
Pin Descriptions
Pin Names
A0–A2
E1–E2
E3
O0–O7
Description
Address Inputs
Enable Inputs
Enable Input
Outputs
© 2001 Fairchild Semiconductor Corporation DS011350
www.fairchildsemi.com