datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

STM32L151V8H6D(2013) 데이터 시트보기 (PDF) - STMicroelectronics

부품명
상세내역
제조사
STM32L151V8H6D Datasheet PDF : 121 Pages
First Prev 91 92 93 94 95 96 97 98 99 100 Next Last
STM32L151x6/8/B, STM32L152x6/8/B
Electrical characteristics
Figure 25. ADC accuracy characteristics
4095
4094
4093
7
6
5
4
3
2
1
[1LSBIDEAL
=VREF+
4096
(or
VDDA depending
4096
on
package)]
EG
(2)
ET
(3)
(1)
EO
EL
ED
1 LSBIDEAL
(1) Example of an actual transfer curve
(2) The ideal transfer curve
(3) End point correlation line
ET=Total Unadjusted Error: maximum deviation
between the actual and the ideal transfer curves.
EO=Offset Error: deviation between the first actual
transition and the first ideal one.
EG=Gain Error: deviation between the last ideal
transition and the last actual one.
ED=Differential Linearity Error: maximum deviation
between actual steps and the ideal one.
EL=Integral Linearity Error: maximum deviation
between any actual transition and the end point
correlation line.
0
1234567
VSSA
4093 4094 4095 4096
VDDA
ai14395b
Figure 26. Typical connection diagram using the ADC
RAIN(1)
AINx
VAIN
C parasitic
VDD
VT
0.6 V
VT
0.6 V
IL± 50 nA
STM32L15xxx
Sample and hold ADC
converter
12-bit
converter
CADC(1)
ai17856c
1. Refer to Table 56: RAIN max for fADC = 16 MHz for the value of RAIN and Table 54: ADC characteristics for
the value of CADC
2. Cparasitic represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the
pad capacitance (roughly 7 pF). A high Cparasitic value will downgrade conversion accuracy. To remedy
this, fADC should be reduced.
Doc ID 17659 Rev 8
93/121

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]