V292PBC-40REVB2 데이터 시트보기 (PDF) - QuickLogic Corporation
부품명
상세내역
제조사
V292PBC-40REVB2 Datasheet PDF : 16 Pages
| |||
V292PBC
Table 15: Revision History (cont’d)
Revision
Number
Date
Comments and Changes
1. In Table 3, changed “PERR I/OD” to “PERR I/O”.
2.2
06/96 2. In Table 3, added “VCC“ and “GND” description.
3. In Table 13 and 14 , added min TCOV and min TCZO timing.
2.1
03/96
1. Updated timings to final B1-step values.
2. Simplified data sheet format.
Removed operational description (found in User’s Manual). Device related
changes:
1. LA5, LA4, LA3, LA2 pins added to pinout for V960PBC and V961PBC.
2.0
11/95 2. Changed references to PCI 2.0 to PCI 2.1 spec level compliance.
3. Updated timings to final B0-step values.
4. Added new TCZO timing.
5. Added test mode pin description.
1. In Table 1, changed Draining Strategy to “3 or more words” from “4 or more
writes”.
2. In Table 3, changed Base Address 3 to Unimplemented.
3. In Table 5, changed “PAR” to “PAR”.
4. In Table 6, changed “SCL” to “SCL/PERR”.
5. In Table 6, changed SDA to “I/O4 from “O4”.
1.3
4/95
6. In Table 6, changed ROMCSx,LREQ, and ADS to “I/O4” from”O4” (device
dependent).
7. In Table 6, changed GREQ,LBREQ, and HOLD to “O4” from “I/O4” (device
dependent).
8. In Table 6, changed BURST and BLAST to “I/O4” from “O4” (device depen-
dent).
9. In Table 6, changed ERR and BTERM to “I/O4” from “O4” (device dependent).
10. In Table 14, added timings for 16MHz and 40MHz (device dependent).
First released version of the data sheet. Some changes to AC and DC specifica-
1.2
3/95 tions and to waveforms. All future changes to the data sheet will be documented
in detail in this section.
1.1
2/95
Clean pinouts. Some DC and AC specs. Sent only to a limited number of cus-
tomers.
1.0
1/95
First pre-silicon revision of preliminary data sheet. DC and AC specs TBD. Sent
only to a limited number of customers.
Copyright © 1998, V3 Semiconductor Inc.
V292PBC Data Sheet Rev 2.4
15
Share Link: 