datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

CS8415A-CS 데이터 시트보기 (PDF) - Cirrus Logic

부품명
상세내역
제조사
CS8415A-CS Datasheet PDF : 46 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
CS8415A
SWITCHING CHARACTERISTICS - SERIAL AUDIO PORTS
Inputs: Logic 0 = 0 V, Logic 1 = VL+; CL = 20 pF.
Parameter
Symbol Min Typ
OSCLK Active Edge to SDOUT Output Valid
Master Mode
(Note 7) tdpd
-
-
RMCK to OSCLK active edge delay
RMCK to OLRCK delay
OSCLK and OLRCK Duty Cycle
(Note 7) tsmd
(Note 8) tlmd
0
-
0
-
-
50
Slave Mode
OSCLK Period
(Note 9) tsckw
36
-
OSCLK Input Low Width
tsckl
14
-
OSCLK Input High Width
tsckh
14
-
OSCLK Active Edge to OLRCK Edge
(Note 7, 8, 10) tlrckd
20
-
OLRCK Edge Setup Before OSCLK Active Edge
tlrcks
20
-
Notes 7, 8, 11
Max
20
10
10
-
-
-
-
-
-
Units
ns
ns
ns
%
ns
ns
ns
ns
ns
7. The active edges of OSCLK are programmable.
8. The polarity OLRCK is programmable.
9. No more than 128 SCLK per frame.
10. This delay is to prevent the previous OSCLK edge from being interpreted as the first one after OLRCK
has changed.
11. This setup time ensures that this OSCLK edge is interpreted as the first one after OLRCK has changed.
OSCLK
(output)
OLRCK
(output)
t smd
RMCK
(output)
RMCK
(output)
Hardware M ode
Software M ode
t lm d
Figure 1. Audio Port Master Mode Timing
OLRCK
(input)
OSCLK
(input)
t lrckd
t lrcks
SDOUT
t sckh
tsckl
t sckw
tdpd
Figure 2. Audio Port Slave Mode and Data Input Timing
8
DS470F4

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]