CS44L11 데이터 시트보기 (PDF) - Cirrus Logic

부품명

상세내역

제조사

CS44L11

Low Voltage Class-D PWM Headphone Amplifier

Cirrus Logic 

CS44L11

Left Channel

Audio Data

Channel A

Digital

Volume

EQ

Control

& Mute

Σ

HP_A

Right Channel

Audio Data

Channel B

Digital

Volume

Control

EQ

& Mute

Figure 5. Dynamics Control Block Diagram

HP_B

4.9 Mode Control 2 (address 0Ah)

7

mclkdiv

0

6

CLKDV1

0

5

CLKDV0

0

4

DBS

0

3

FRQSFT1

0

2

FRQSFT0

0

1

DEM1

0

0

DEM0

0

4.9.1

Master Clock Divide Enable (MCLKDIV)

Default = 0

Function:

The MCLKDIV bit enables a circuit which divides the externally applied MCLK signal by 2 prior to all other

internal circuitry. MCLKDIV, DBS, CLKDIV and FRQSFT are set per the user’s MCLK and LRCK require-

ments. Refer to Tables 11, 12, 13, and Section 6.2.

4.9.2

Clock Divide (CLKDIV)

Default = 00

Function:

MCLKDIV, DBS, CLKDIV and FRQSFT are set per the user’s MCLK and LRCK requirements. Refer to

Tables 11, 12, 13, and Section 6.2.

20

DS640PP4

Share Link: