datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

STM32F205VC 데이터 시트보기 (PDF) - STMicroelectronics

부품명
상세내역
제조사
STM32F205VC Datasheet PDF : 177 Pages
First Prev 81 82 83 84 85 86 87 88 89 90 Next Last
Electrical characteristics
STM32F20xxx
Table 33. PLLI2S (audio PLL) characteristics (continued)
Symbol
Parameter
Conditions
Min Typ Max
Jitter(3)
Master I2S clock jitter
Cycle to cycle at
RMS
-
90
-
12.288 MHz on
48KHz period,
N=432, R=5
peak
to
-
peak
±280
-
Average frequency of
12.288 MHz
N=432, R=5
on 1000 samples
-
90
-
WS I2S clock jitter
Cycle to cycle at 48 KHz
on 1000 samples
-
400
-
IDD(PLLI2S)(4)
PLLI2S power consumption on
VDD
IDDA(PLLI2S)(4)
PLLI2S power consumption on
VDDA
VCO freq = 192 MHz
VCO freq = 432 MHz
VCO freq = 192 MHz
VCO freq = 432 MHz
0.15
0.40
-
0.45
0.75
0.30
0.40
-
0.55
0.85
1. Take care of using the appropriate division factor M to have the specified PLL input clock values.
2. Guaranteed by design, not tested in production.
3. Value given with main PLL running.
4. Based on characterization, not tested in production.
Unit
ps
ps
ps
mA
mA
88/177
Doc ID 15818 Rev 9

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]