xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx
xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
SIGIN
SIGOUT
P5CN080 P5CN144
S2C
INTERFACE
CIU
ISO 14443
IO1
PROGRAMMABLE
IO 1, 2
IO2
UART
ISO 7816
ROM
200 KB
PROGRAM
MEMORY
EEPROM
80 KB/
144 KB
DATA AND
PROGRAM
MEMORY
RAM
6144 B
DATA
MEMORY
MEMORY MANAGEMENT UNIT (MMU)
FameXE
ENHANCED PUBLIC
KEY
COPROCESSOR e.g.
RSA, ECC
CLK
CLOCK
FILTER
CLOCK
GENERATION
SECURE_MX51 CPU
RST_N
SECURITY SENSORS
RESET GENERATION
VOLTAGE REGULATOR
VDD
VSS
Fig 3. Functional diagram P5CN080/P5CN144
TIMERS
16-bit 16-bit
T0 T1
CRC16
FAST
RNG
TRIPLE-DES
COPROCESSOR
AES
COPROCESSOR
001aae955