PIC16F882T-I/SO 데이터 시트보기 (PDF) - Microchip Technology

부품명

상세내역

제조사

PIC16F882T-I/SO

28/40/44-Pin Flash-Based, 8-Bit CMOS Microcontrollers

Microchip Technology 

PIC16F882/883/884/886/887

11.5.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing a 10-bit

value to multiple registers: CCPRxL register and

DCxB<1:0> bits of the CCPxCON register. The

CCPRxL contains the eight MSbs and the DCxB<1:0>

bits of the CCPxCON register contain the two LSbs.

CCPRxL and DCxB<1:0> bits of the CCPxCON

register can be written to at any time. The duty cycle

value is not latched into CCPRxH until after the period

completes (i.e., a match between PR2 and TMR2

registers occurs). While using the PWM, the CCPRxH

register is read-only.

Equation 11-2 is used to calculate the PWM pulse

width.

Equation 11-3 is used to calculate the PWM duty cycle

ratio.

EQUATION 11-2: PULSE WIDTH

Pulse Width = CCPRxL:CCPxCON<5:4> 

TOSC  (TMR2 Prescale Value)

EQUATION 11-3: DUTY CYCLE RATIO

Duty Cycle Ratio = ---C----C----P----R---x---L4---:--C-P---C-R---P-2---x--+-C----O1----N----<----5---:--4--->-----

The CCPRxH register and a 2-bit internal latch are

used to double buffer the PWM duty cycle. This double

buffering is essential for glitchless PWM operation.

The 8-bit timer TMR2 register is concatenated with

either the 2-bit internal system clock (FOSC), or 2 bits of

the prescaler, to create the 10-bit time base. The system

clock is used if the Timer2 prescaler is set to 1:1.

When the 10-bit time base matches the CCPRxH and

2-bit latch, then the CCPx pin is cleared (see

Figure 11-3).

 2006-2012 Microchip Technology Inc.

DS41291G-page 133

Share Link: