STPCI2GDYI(2002) 데이터 시트보기 (PDF) - STMicroelectronics

부품명

상세내역

제조사

STPCI2GDYI
(Rev.:2002)

X86 Core PC Compatible System-on-Chip for Terminals

STMicroelectronics 

ELECTRICAL SPECIFICATIONS

4.5. AC CHARACTERISTICS

This section lists the AC characteristics of the

STPC interfaces including output delays, input

setup requirements, input hold requirements and

output float delays. These measurements are

based on the measurement points identified in

Figure 4-1 and Figure 4-2. The rising clock edge

reference level VREF and other reference levels

are shown in Table 4-9 below. Input or output

signals must cross these levels during testing.

Figure 4-1 shows output delay (A and B) and input

setup and hold times (C and D). Input setup and

hold times (C and D) are specified minimums,

defining the smallest acceptable sampling window

a synchronous input signal must be stable for

correct operation.

Table 4-9. Drive Level and Measurement Points for Switching Characteristics

Symbol

VREF

VIHD

VILD

Value

1.5

2.5

0.0

Units

V

V

V

Note: Refer to Figure 4-1.

Figure 4-1. Drive Level and Measurement Points for Switching Characteristics

Tx

CLK:

OUTPUTS:

B

Valid

Output n

A

MIN

MAX

VRef

Valid

Output n+1

INPUTS:

C

D

Valid

Input

LEGEND:

A - Maximum Output Delay Specification

B - Minimum Output Delay Specification

C - Minimum Input Setup Specification

D - Minimum Input Hold Specification

VIHD

VRef

VILD

VIHD

VRef

VILD

46/111

Issue 1.0 - July 24, 2002

Share Link: