CS8420-DSZR データシートの表示（PDF） - Cirrus Logic
部品番号
コンポーネント説明
メーカー
CS8420-DSZR Datasheet PDF : 94 Pages
| |||
CS8420
16.3.4 Jitter Tolerance
Shown in Figure 43 is the Receiver Jitter Tolerance template as illustrated in the AES3 and IEC60958-4
specification. CS8420 parts used with the appropriate external PLL component values (as noted in
Table 19) have been tested to pass this template.
Figure 43. Jitter Tolerance Template
16.3.5 Jitter Attenuation
Shown in Figure 44 and Figure 45 are jitter attenuation plots for the various revisions of the CS8420 when
used with the appropriate external PLL component values (as noted in Table 19). The AES3 and
IEC60958-4 specifications do not have allowances for locking to sample rates less than 32 kHz or for lock-
ing to the ILRCK input. These specifications state a maximum of 2 dB jitter gain or peaking.
5
5
0
−5
−10
−15
−20
10−1
100
101
102
103
104
Jitter Frequency (Hz)
Figure 44. Revision D Jitter Attenuation
0
−5
−10
−15
−20
105
−25
10−1
100
101
102
103
104
105
Jitter Frequency (Hz)
Figure 45. Revision D1 Jitter Attenuation
90
DS245F4
Share Link: 