
CS4953xx Data Sheet
32-bit Audio Decoder DSP Family
HADDR[3:0]
HDATA[7:0]
HEN
HR/W
t mas
t mrwsu
t mah
LSP
t mdhr
t mdd
t mcdr
t mrpw
t mdis
t mrd
MSP
t mrwhld
t mrdtw
HDS
tmrwirqh
HREQ
Figure 9. Parallel Control Port - Motorola® Mode Read Cycle Timing
Y HADDR[3:0]
R HDATA[7:0]
A HEN
IN HR/W
HDS
PRELIM HREQ
t mas
tmah
LSP
t mdsu
t mcdw
t mrwsu
t mdhw
MSP
t mwpw
t mwd
tmrwirql
t mrwhld
Figure 10. Parallel Control Port - Motorola Mode Write Cycle Timing
t mwtrd
DS705PP3
Copyright 2008 Cirrus Logic
21