PSD833F3A-90MIT Ver la hoja de datos (PDF) - STMicroelectronics

Número de pieza

componentes Descripción

fabricante

PSD833F3A-90MIT

Flash in-system programmable (ISP) ipherals for 8-bit MCUs, 5 V

STMicroelectronics 

PSD8XXFX

I/O ports

Port D pins can be configured in PSDsoft Express as input pins for other dedicated

functions:

● Address Strobe (ALE/AS, PD0)

● CLKIN (PD1) as input to the macrocells flip-flops and APD counter

● PSD Chip Select input (CSI, PD2). Driving this signal high disables the Flash memory,

SRAM and CSIOP.

Figure 29. Port D structure

DATA OUT

REG.

DATA OUT

DQ

WR

t(s) ECS[2:0]

uc READ MUX

rod P

D

P B

olete DIR REG.

s D Q

b WR

OUTPUT

MUX

PORT D PIN

DATA IN

OUTPUT

SELECT

ENABLE PRODUCT

TERM (.OE)

CPLD - INPUT

AI02889

Obsolete Product(s) - O 16.23

External Chip Select

The CPLD also provides three External Chip Select (ECS0-ECS2) outputs on port D pins

that can be used to select external devices. Each External Chip Select (ECS0-ECS2)

consists of one product term that can be configured active high or low. The output enable of

the pin is controlled by either the output enable product term or the Direction register (see

Figure 30).

Doc ID 7833 Rev 7

77/128

Share Link: