datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

CS493263-DL View Datasheet(PDF) - Cirrus Logic

Part Name
Description
MFG CO.
CS493263-DL
Cirrus-Logic
Cirrus Logic 
CS493263-DL Datasheet PDF : 90 Pages
First Prev 71 72 73 74 75 76 77 78 79 80 Next Last
CS49300 Family DSP
10.5. Digital Audio Output Port
The Digital Audio Output port, or DAO, is the port
used for digital output from the DSP. Table 15
shows the signals associated with the DAO. As
with the input ports the clocks and data are fully
configurable via hardware configuration.
Pin Name
Pin Description
Pin Number
AUDATA3,
Serial Data Out
3
XMT958
IEC60958 Transmitter
AUDATA2
Serial Data Out
39
AUDATA1
Serial Data Out
40
AUDATA0
Serial Data Out
41
LRCLK
Frame Clock
42
SCLK
Serial Bit Clock
43
MCLK
Master Clock
44
Table 15. Digital Audio Output Port
MCLK is the master clock and is firmware
configurable to be either an input or an output. If
MCLK is to be used as an output, the internal PLL
must be used. As an output MCLK can be
configured to provide a 128Fs, 256Fs or 512Fs
clock, where Fs is the output sample rate.
SCLK is the bit clock used to clock data out on
AUDATA0, AUDATA1, AUDATA2 and AUDATA3.
LRCLK is the data framing clock whose frequency
is typically equal to the sampling frequency. Both
LRCLK and SCLK can be configured as either
inputs (Slave mode) or outputs (Master mode).
When LRCLK and SCLK are configured as inputs,
MCLK is a don’t care as an input. When LRCLK
and SCLK are configured as outputs, they are
derived from MCLK. Whether MCLK is configured
as an input or an output, an internal divider from
the MCLK signal is used to produce LRCLK and
SCLK. The ratios shown in Table 16 give the
possible SCLK values for different MCLK
frequencies (all values in terms of the sampling
frequency, Fs).
MCLK
SCLK (Fs)
(Fs) 32 48 64 128 256 512
128
X
X
384**
X
X
X
256
X
X
X
X
512
X
X
X
X
X
** For MCLK as an input only
Table 16. MCLK/SCLK Master Mode Ratios
AUDAT0 is configurable to provide six, four, or two
channels. AUDATA1, AUDATA2 and AUDATA3
can both output two channels of data. Typically the
AUDATA0, AUDATA1, AUDATA2 and AUDATA3
outputs are used in left justified, I2S or right
justified modes. AUDATA0, AUDATA1 and
AUDATA2 are used for 5.1 output, presenting all
six channels of surround sound (Left, Center,
Right, Left Surround, Right Surround and
Subwoofer).
AUDATA3 can be used with AUDATA0, AUDATA1
and AUDATA2 to support 7.1 output. Alternatively
AUDATA3 can be used for dual zone support.
AUDATA3 is multiplexed with the XMT958 output
so only one can be used at any one time.
Table 17 shows the mapping of DAO channels to
actual outputs when not in a multichannel mode.
DAO_Channel Subframe
Signal
0
Left
AUDATA0
1
Right
AUDATA0
2
Left
AUDATA1
3
Right
AUDATA1
4
Left
AUDATA2
5
Right
AUDATA2
6
Left
AUDATA3
7
Right
AUDATA3
Table 17. Output Channel Mapping
72
DS339F7

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]