C8051F524-C-IM View Datasheet(PDF) - Silicon Laboratories

Part Name

Description

MFG CO.

C8051F524-C-IM

8/4/2 kB ISP Flash MCU Family

Silicon Laboratories 

C8051F52x/F53x

SFR Definition 10.2. IP: Interrupt Priority

R

R/W

R/W

-

PSPI0

PT2

Bit7

Bit6

Bit5

R/W

PS0

Bit4

R/W

PT1

Bit3

R/W

PX1

Bit2

R/W

PT0

Bit1

R/W

Reset Value

PX0 10000000

Bit0

Bit

Addressable

SFR Address: 0xB8

Bit7:

Bit6:

Bit5:

Bit4:

Bit3:

Bit2:

Bit1:

Bit0:

UNUSED. Read = 1b; Write = don't care.

PSPI0: Serial Peripheral Interface (SPI0) Interrupt Priority Control.

This bit sets the priority of the SPI0 interrupt.

0: SPI0 interrupt set to low priority level.

1: SPI0 interrupt set to high priority level.

PT2: Timer 2 Interrupt Priority Control.

This bit sets the priority of the Timer 2 interrupt.

0: Timer 2 interrupt set to low priority level.

1: Timer 2 interrupt set to high priority level.

PS0: UART0 Interrupt Priority Control.

This bit sets the priority of the UART0 interrupt.

0: UART0 interrupt set to low priority level.

1: UART0 interrupt set to high priority level.

PT1: Timer 1 Interrupt Priority Control.

This bit sets the priority of the Timer 1 interrupt.

0: Timer 1 interrupt set to low priority level.

1: Timer 1 interrupt set to high priority level.

PX1: External Interrupt 0 Priority Control.

This bit sets the priority of the external interrupt 1.

0: INT1 interrupt set to low priority level.

1: INT1 interrupt set to high priority level.

PT0: Timer 0 Interrupt Priority Control.

This bit sets the priority of the Timer 0 interrupt.

0: Timer 0 interrupt set to low priority level.

1: Timer 0 interrupt set to high priority level.

PX0: External Interrupt 0 Priority Control.

This bit sets the priority of the external interrupt 0.

0: INT0 interrupt set to low priority level.

1: INT0 interrupt set to high priority level.

Rev. 1.4

101

Share Link: