datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

DSPIC33FJ64GS606-I/PF View Datasheet(PDF) - Microchip Technology

Part Name
Description
MFG CO.
DSPIC33FJ64GS606-I/PF Datasheet PDF : 456 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610
TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)
Pin Name
Pin
Type
Buffer
Type
Description
U1CTS
U1RTS
U1RX
U1TX
U2CTS
U2RTS
U2RX
U2TX
I
ST UART1 Clear-to-Send.
O
— UART1 Ready-to-Send.
I
ST UART1 receive.
O
— UART1 transmit.
I
ST UART2 Clear-to-Send.
O
— UART2 Ready-to-Send.
I
ST UART2 receive.
O
— UART2 transmit.
SCK1
SDI1
SDO1
SS1, ASS1
SCK2
SDI2
SDO2
SS2
I/O
ST Synchronous serial clock input/output for SPI1.
I
ST SPI1 data in.
O
— SPI1 data out.
I/O
ST SPI1 slave synchronization or frame pulse I/O.
I/O
ST Synchronous serial clock input/output for SPI2.
I
ST SPI2 data in.
O
— SPI2 data out.
I/O
ST SPI2 slave synchronization or frame pulse I/O.
SCL1
SDA1
SCL2
SDA2
I/O
ST Synchronous serial clock input/output for I2C1.
I/O
ST Synchronous serial data input/output for I2C1.
I/O
ST Synchronous serial clock input/output for I2C2.
I/O
ST Synchronous serial data input/output for I2C2.
TMS
TCK
TDI
TDO
I
TTL JTAG Test mode select pin.
I
TTL JTAG test clock input pin.
I
TTL JTAG test data input pin.
O
— JTAG test data output pin.
CMP1A
CMP1B
CMP1C
CMP1D
CMP2A
CMP2B
CMP2C
CMP2D
CMP3A
CMP3B
CMP3C
CMP3D
CMP4A
CMP4B
CMP4C
CMP4D
I
Analog Comparator 1 Channel A.
I
Analog Comparator 1 Channel B.
I
Analog Comparator 1 Channel C.
I
Analog Comparator 1 Channel D.
I
Analog Comparator 2 Channel A
I
Analog Comparator 2 Channel B.
I
Analog Comparator 2 Channel C.
I
Analog Comparator 2 Channel D.
I
Analog Comparator 3 Channel A.
I
Analog Comparator 3 Channel B.
I
Analog Comparator 3 Channel C.
I
Analog Comparator 3 Channel D.
I
Analog Comparator 4 Channel A.
I
Analog Comparator 4 Channel B.
I
Analog Comparator 4 Channel C.
I
Analog Comparator 4 Channel D.
DACOUT
O
— DAC output voltage.
EXTREF
I
Analog External voltage reference input for the reference DACs.
REFCLK
O
— REFCLK output signal is a postscaled derivative of the system clock.
Legend: CMOS = CMOS compatible input or output
ST = Schmitt Trigger input with CMOS levels
TTL = Transistor-Transistor Logic
Analog = Analog input
P = Power
I = Input
O = Output
DS70591E-page 20
2009-2012 Microchip Technology Inc.

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]