ST72F324J6TCR View Datasheet(PDF) - STMicroelectronics

Part Name

Description

MFG CO.

ST72F324J6TCR

8-bit MCU for automotive, 3.8 to 5.5V operating range with 8 to 32 Kbyte Flash, 10-bit ADC, 4 timers, SPI, SCI

STMicroelectronics 

ST72324xx-Auto

Supply, reset and clock management

6.4

Reset sequence manager (RSM)

6.4.1 Introduction

The reset sequence manager includes three reset sources as shown in Figure 12:

● External RESET source pulse

● Internal LVD reset

● Internal Watchdog reset

These sources act on the RESET pin and it is always kept low during the delay phase.

The reset service routine vector is fixed at addresses FFFEh-FFFFh in the ST7 memory

- Obsolete Product(s) Caution:

map.

The basic reset sequence consists of three phases as shown in Figure 11:

● Active Phase depending on the reset source

● 256 or 4096 CPU clock cycle delay (selected by option byte)

● Reset vector fetch

When the ST7 is unprogrammed or fully erased, the Flash is blank and the RESET vector is

not programmed. For this reason, it is recommended to keep the RESET pin in low state

until programming mode is entered, in order to avoid unwanted behavior.

The 256 or 4096 CPU clock cycle delay allows the oscillator to stabilize and ensures that

recovery has taken place from the reset state. The shorter or longer clock cycle delay

should be selected by option byte to correspond to the stabilization time of the external

oscillator used in the application.

The reset vector fetch phase duration is two clock cycles.

t(s) Figure 11. Reset sequence phases

Produc ACTIVE PHASE

RESET

INTERNAL RESET

256 or 4096 CLOCK CYCLES

FETCH

VECTOR

Obsolete 6.4.2

Asynchronous external RESET pin

The RESET pin is both an input and an open-drain output with integrated RON weak pull-up

resistor. This pull-up has no fixed value but varies in accordance with the input voltage. It

can be pulled low by external circuitry to reset the device. See the Electrical characteristics

section for more details.

A reset signal originating from an external source must have a duration of at least th(RSTL)in

in order to be recognized (see Figure 13). This detection is asynchronous and therefore the

MCU can enter reset state even in Halt mode.

Doc ID 13841 Rev 1

35/193

Share Link: