Figure 9. Write Enable Controlled, Write AC Waveforms
M48Z2M1, M48Z2M1Y
A0-A20
E
W
DQ0-DQ7
tAVEL
tAVAV
VALID
tAVWH
tWHAX
tAVWL
tWLWH
tWLQZ
tWHDX
DATA INPUT
tDVWH
tWHQX
AI02053
Note: Output Enable (G) = High.
Figure 10. Chip Enable Controlled, Write AC Waveforms
A0-A20
E
W
DQ0-DQ7
tAVEL
tAVWL
tAVAV
VALID
tAVEH
tELEH
tEHAX
tEHDX
DATA INPUT
tDVEH
AI02054
Note: Output Enable (G) = High.
9/12